Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-06-12
2004-10-12
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S041000, C326S038000, C714S724000
Reexamination Certificate
active
06803785
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to programmable logic integrated circuits with an embedded processor. More specifically, the present invention relates to input/output (I/O) circuitry that is shared between a processor portion and a programmable logic portion of the integrated circuit.
Previously known integrated circuits (or chips) such as field programmable gate arrays (FPGAs) and programmable logic devices (PLDs) have provided I/O (input/output) pins that provide external access to circuits on the chip. Certain integrated circuits may require a large number of I/O pins on the chip to provide support to the internal circuitry and to provide the desired functionality and versatility. I/O pins and associated circuitry can take up a significant amount of room on the chip. Furthermore, integrated circuit technology continues to advance, and it is possible and desirable to provide more functionality on an integrated circuit. More I/O pins are generally needed to access or otherwise accommodate the additional on-chip functionality.
As an increasing number of I/O pins are required to be placed on a chip, chips must be made larger to accommodate the additional I/O pins. It may be undesirable to use chips with large surface areas in certain applications in which board space is limited. Also, packages that house chips typically accommodate a fixed number of I/O pins. There may be only a limited number of package sizes (e.g., 100 pins, 250 pins, 500 pins, and so forth). These may be “standard” available package sizes. Therefore, when a chip exceeds the maximum number of I/O pins that a particular package size can accommodate, the chip must be housed in the next larger package size. This can significantly increase the cost of manufacturing the chip.
Therefore, there is a need for circuitry and methods that reduce or limit the number of I/O pins on a programmable logic chip.
BRIEF SUMMARY OF THE INVENTION
The present invention is a programmable logic integrated circuit having a programmable logic portion and an embedded processor portion. The programmable logic and embedded processor portions are coupled together so data from one portion may be transferred to the other portion and visa versa. The programmable logic integrated circuit includes I/O pins that are shared by programmable logic and embedded processor portions of the integrated circuit. The embedded processor portion comprises a processor and associated logic and memory circuits. The programmable logic and embedded processor portions can access data signals from and send data signals to the shared I/O pins. The input and output data signals are multiplexed to control access to the shared I/O pins. The multiplexers may be controlled by control signals that determine when particular I/O pins are accessed by the programmable logic portion or the embedded processor portion of the integrated circuit.
By providing shared I/O pins and associated circuitry, the number of additional I/O pins that are required on an integrated circuit with programmable logic and embedded processor portions is limited. The shared I/O circuitry of the present invention also limits the increase in size of a chip when an embedded processor portion is combined with a programmable logic portion on an integrated circuit. The shared I/O circuitry may limit the number of additional pins and chip size enough so that the integrated circuit does not have to be placed in a larger package size.
The circuitry associated with the shared I/O pins on the integrated circuit may be configured to a different I/O standard depending upon whether the I/O pins are accessed by the programmable logic portion or by the embedded processor portion. Control signals that determine an I/O standard are multiplexed by the shared I/O circuitry of the present invention. Input data signals received at the shared I/O pins that are transmitted to the embedded processor portion may be monitored by circuitry within the programmable logic portion to provide debugging features, system wake-up features, etc.
REFERENCES:
patent: 4488259 (1984-12-01), Mercy
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4710927 (1987-12-01), Miller
patent: 4871930 (1989-10-01), Wong et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5347181 (1994-09-01), Ashby et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5430734 (1995-07-01), Gilson
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5724502 (1998-03-01), Cherichetti et al.
patent: 5790479 (1998-08-01), Conn
patent: 5954824 (1999-09-01), Cherichetti et al.
patent: 5999015 (1999-12-01), Cliff et al.
patent: 6097211 (2000-08-01), Couts-Martin et al.
patent: 6233205 (2001-05-01), Wells et al.
patent: 6260087 (2001-07-01), Chang
Aitken, R.C., and Agarwal, V.K., “A Diagnosis Method Using Pseudo-Random Vectors Without Intermediate Signatures,” Proc. of Int. Conf. on Computer-Aided Design (ICCAD), IEEE pp. 574-577 (1989).
Altera “APEX 20K Programmable Logic Device Family Data Sheet,” May 1999.
Altera “FLEX 10K Embedded Programmable Logic Family Data Sheet,” May 1999.
Altera “FLEX 8000 Programmable Logic Device Family Data Sheet,” May 1999.
Altera “IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices,” Aug. 1999, Application Note 39.
Altera “MAX 7000 Programmable Logic Device Family Data Sheet,” May 1999.
Ghosh-Dastidar, J., and Touba, N.A., “A Rapid and Scalable Diagnosis Scheme for BIST Environments With a Large Number of Scan Chains,” Proc. of IEEE VLSI Test Symposium, pp. 79-85 (2000).
Ghosh-Dastidar, J., Das, D., and Touba, N.A., “Fault Diagnosis in Scan-Based BIST using Both Time and Space Information,” Proc. of International Test. Conf., IEEE, pp. 95-102 (1999).
Mc Anney, M.G. and Savir, J., “There is Information in Faulty Signatures,” Proc. of International Test Conf., IEEE, pp. 630-636 (1987).
“Triscend E5 Configurable System-on-Chip Family,” Product Description from Triscend Corporation, Jan., 2000 (Version 1.00), pp. i-ii and 1-90.
“Motorola Technical Developments,” Magazine of Motorola, Inc., vol. 39, Sep. 1999, pp. i-vii and 77-80.
“AT94K Series Field Programmable System Level Integrated Circuit,” Advance Information Brochure of Atmel Corporation, Dec. 1999, 6 pages.
“CS2000 Reconfigurable Communications Procssor Family Product Brief,” Advance Product Information from ChameleonSystems, Inc., 2000, pp. 1-8.
“Wireless Base Station Design Using Reconfigurable Communications Processors,” Wireless Base Station White paper from ChameleonSystems, Inc., 2000, pp. 1-8.
Dickinson Mark
Flaherty Edward H.
Kostarnov Igor
May Roger
Altera Corporation
Cahill Steven J.
Tan Vibol
LandOfFree
I/O circuitry shared between processor and programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O circuitry shared between processor and programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O circuitry shared between processor and programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3319517