Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-04-12
2002-09-17
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S039000
Reexamination Certificate
active
06452417
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for complex programmable logic devices (CPLDs) generally and, more particularly, to a method and/or architecture for implementing internal registers using I/O cells of CPLDs.
BACKGROUND OF THE INVENTION
Complex programmable logic devices (CPLDs) can have I/O cells that contain I/O registers and macrocells that contain macrocell registers. The I/O cells can be configured to provide either registered or combinatorial input/output signals to the I/O pins. When the I/O cells are configured to provide registered signals, a register in each I/O cell is configured to provide either a registered input or a registered output. When the I/O cells are configured as combinatorial inputs or outputs, the I/O registers are unused. An example of a CPLD having I/O cells may be found in co-pending applications U.S. Ser. No. 09/475,879, filed Dec. 30, 1999 and U.S. Ser. No. 09/539,943, filed Mar. 31, 2000, which are each hereby incorporated by reference in their entirety.
Frequently, not all available I/O pins of a device are used. The registers in both the I/O cells configured as combinatorial and the I/O cells of unused pins are effectively wasted. In some configurations (where smaller I/O count packages are used) up to 70% of the I/O cells are unused and significant available register resources are wasted.
A conventional approach to implementing registers of a logic circuit implemented in a CPLD includes: (i) implementing an input (edge of a design) register in an I/O cell, (ii) implementing an output (edge of a design) register in an I/O cell, and (iii) implementing an internal register (inside of a design) in a macrocell.
The term “internal register” as used herein refers to a simple storage element that can be used in general designs and also for pipeline balancing. The internal register does not require an input from combinatorial logic. When a macrocell is used to implement an internal register, the combinatorial logic of the macrocell is not available to the rest of the design.
It would be desirable to have a method and/or architecture where an unused I/O register may be used to implement an internal register when the I/O cell is either unused or configured to provide a combinatorial input and/or output.
SUMMARY OF THE INVENTION
The present invention concerns an I/O cell of a programmable logic device comprising a register, a first multiplexer, a second multiplexer, and a third multiplexer. The first multiplexer may be configured to present one of a plurality of signals to a data input of the register in response to a control signal. The second multiplexer may be configured to select either an output signal from the register or an external input signal in response to the control signal. The third multiplexer may be configured to select one of a number of inputs for presentation as an output signal of the I/O cell in response to the control signal. The register may be configured as an internal register of the programmable logic device when the I/O cell is configured to receive a combinatorial input signal and/or present a combinatorial output signal.
The objects, features and advantages of the present invention include providing a method and/or architecture for input/output cells of CPLDs that may (i) provide a significant benefit in pipelined designs and designs using registers as storage elements, (ii) involve no changes to silicon or architecture, (iii) be implemented as a software upgrade to existing devices, and/or (iv) make up to 19% more registers available to a device for a low silicon cost.
REFERENCES:
patent: 5231312 (1993-07-01), Gongwer et al.
patent: 5850151 (1998-12-01), Cliff et al.
patent: 6034541 (2000-03-01), Kopec, Jr. et al.
“Hybrid Product Term and Lut Based Architectures Using Embedded Memory Blocks”, By Frank Heile and Andrew Leaver, International Symposium on Field Programmable Gate Arrays, Feb. 21-23, 1999, pp. 13-16.
“An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-Gating Functions”, By Om Agrawal et al., International Symposium on Field Programmable Gate Arrays, Feb. 21-23, 1999, pp. 17-26.
“A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, By Sinan Kaptanoglu et al., International Symposium on Field Programmable Gate Arrays, Feb. 21-23, 1999, pp. 3-12.
“XC4000E and XC4000X Series Field Programmable Gate Arrays”, XILINX, May 14, 1996 (Version 1.6), pp. 6-5 to 6-72.
“XC4000XLA/XV Field Programmable Gate Arrays”, XILINX, Oct. 18, 1999, pp. 6-157 to 6-170.
“Virtex™ 2.5V Field Programmable Gate Arrays”, XILINX, Apr. 2, 2001, pp. 1-20.
“Coolrunner® XPLA3 CPLD”, XILINX, Apr. 11, 2001, pp. 1-10.
“Spartan and Spartan-XL Families Field Programmable Gate Arrays”, XILINX, Mar. 2, 2000, pp. 4-1 to 4-66.
“XC9500XV Family High-Performance CPLD”, XILINX, Jan. 15, 2001, pp. 1-18.
“Integrated Product-Term Logic in Apex 20K Devices”, Altera, Apr. 1999, ver. 1.0, pp. 1-12.
“Apex II Programmable Logic Device Family”, Altera, May 2001, ver. 1.1, pp. 1-96.
“Flex 10K Embedded Programmable Logic Device Family”, Altera, Mar. 2001, ver. 4.1, pp. 1-128.
“Max 7000 Programmable Logic Device Family”, Altera, Mar. 2001, ver. 6.1, pp. 1-62.
“Flex 8000 Programmable Logic Device Family”, Altera, Jun., 1999, ver. 10.01, pp. 349-410.
“Max 9000 Programmable Logic Device Family”, Altera, Jul. 1999, ver. 6.01, pp. 1-40.
“Mach 5 CPLD Family—Fifth Generation Mach Architecture”, Lattice Semiconductor Corp., Rev. 1, Sep. 2000, p. 1-47.
Timothy M. Lacey et al., “Programmable Logic Device”, U.S. Ser. No. 09/475,879, Filed Dec. 30, 1999.
Rajesh Manapat et al., “Dual Port SRAM”, U.S. Ser. No. 09/633,514, Filed Aug. 7, 2000.
Timothy M. Lacey et al., “I/O Architecture/Cell Design for Programmable Logic Device”, U.S. Ser. No. 09/539,943, Filed Mar. 31, 2000.
Cypress Semiconductor Corporation
Malorana, P.C. Christopher P.
Tokar Michael
Tran Anh Q.
LandOfFree
I/O cell architecture for CPLDs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O cell architecture for CPLDs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O cell architecture for CPLDs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2856882