Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1998-04-16
1999-09-07
Nelms, David
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365207, 365208, G11C 700
Patent
active
059497220
ABSTRACT:
An input/output bias circuit used in MOS memory devices is insensitive to inadvertent power supply variations. A memory cell, programmed to a given state, has a terminal connected to a first node. A first MOS switch, normally open, is connected between the first node and a ground terminal. A biasing circuit and a second MOS switch, normally closed, are connected between a power supply terminal and the first node. The first node is connected to one of two input terminals of a sense amplifier, the second input terminal being connected to a sense amplifier enable/disable signal. Upon selecting the memory cell, the first switch is turned on and the second switch is turned off for a first period of time. During this period, the biasing circuit and the first switch interact to bias the first node to a potential equal to one threshold voltage below the supply voltage. During a second period of time immediately after the first period, both switches 1 and 2 are turned off. During this period, the biasing circuit interacts with the memory cell to bias the first node to a potential corresponding to the state of the memory cell. Also during the second period of time the sense amplifier is enabled to detect the state of the memory cell by sensing the potential on the first node.
REFERENCES:
patent: 4271487 (1981-06-01), Craycraft et al.
patent: 4932002 (1990-06-01), Houston
patent: 5023841 (1991-06-01), Akrout et al.
patent: 5434821 (1995-07-01), Watanabe et al.
patent: 5526314 (1996-06-01), Kumar
patent: 5812474 (1998-09-01), Liu et al.
Li Li-Chun
Liu Lawrence
Murray Michael
Mosel Vitelic
Nelms David
Nguyen Hien
Sani Barmak
Shenker Michael
LandOfFree
I/O bias circuit insensitive to inadvertent power supply variati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O bias circuit insensitive to inadvertent power supply variati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O bias circuit insensitive to inadvertent power supply variati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1811000