Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2006-10-18
2010-02-09
Tsai, Henry W. H. (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S305000
Reexamination Certificate
active
07660912
ABSTRACT:
Disclosed are a data processing system and a method of isolating a plurality of input/output adapter units of that system. The data processing system comprises, in addition to the input/output adapter units, a set of processors, a host bridge, and a system bus connecting the set of processors and the host bridge. Each of the input/output adapter units has a respective identifier; and the set of processors send commands to the host bridge, said commands including one or more of the identifiers of the input/output adapter units. In the preferred embodiment, these identifiers are HyperTransport defined Unit IDs, and the commands issued by the set of processors include a Unit ID field including one or more of the Unit IDs of input/output adapters.
REFERENCES:
patent: 5497490 (1996-03-01), Harada et al.
patent: 6002883 (1999-12-01), Goldrian
patent: 6311255 (2001-10-01), Sadana
patent: 6523140 (2003-02-01), Arndt et al.
patent: 6721816 (2004-04-01), Magro et al.
patent: 7007125 (2006-02-01), Barker et al.
patent: 7225287 (2007-05-01), Wooten
patent: 7363404 (2008-04-01), Boyd et al.
patent: 2002/0152335 (2002-10-01), Holm et al.
patent: 2002/0194437 (2002-12-01), Kapoor et al.
patent: 2003/0145136 (2003-07-01), Tierney et al.
patent: 2003/0172322 (2003-09-01), Kitamorn et al.
patent: 2003/0236852 (2003-12-01), Fernandes et al.
patent: 2004/0030712 (2004-02-01), Sano et al.
patent: 2004/0210817 (2004-10-01), Kapoor et al.
patent: 2006/0010276 (2006-01-01), Arndt et al.
patent: 2006/0010355 (2006-01-01), Arndt et al.
patent: 2006/0064523 (2006-03-01), Moriki et al.
patent: 2006/0179195 (2006-08-01), Sharma et al.
patent: 2006/0195675 (2006-08-01), Arndt et al.
patent: 2007/0136554 (2007-06-01), Biran et al.
patent: 2007/0168636 (2007-07-01), Hummel et al.
patent: 2007/0168641 (2007-07-01), Hummel et al.
patent: 2007/0168644 (2007-07-01), Hummel et al.
patent: 2008/0147891 (2008-06-01), Gregg
patent: 2008/0168186 (2008-07-01), Gregg
patent: 2008/0168207 (2008-07-01), Gregg
patent: 2008/0168208 (2008-07-01), Gregg
Advanced Micro Devices, PID 34434, Rev. 1.00, Feb. 3, 2006, AMD I/O Virtualization Technology (IOMMU) specification, pp. 1-52.
Borromeo Juanito C
International Business Machines - Corporation
Lau, Esq. Richard
Scully , Scott, Murphy & Presser, P.C.
Tsai Henry W. H.
LandOfFree
I/O adapter LPAR isolation in a hypertransport environment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O adapter LPAR isolation in a hypertransport environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O adapter LPAR isolation in a hypertransport environment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4156325