Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2003-12-20
2009-02-10
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S011000, C710S014000, C710S105000, C713S503000
Reexamination Certificate
active
07490187
ABSTRACT:
A dual mode digital interface supports the HyperTransport Standard and at least one other interface standard. The dual mode digital interface includes a physical interface, a plurality of data line amplifiers, a clock line amplifier, a plurality of data line deskew/sampling blocks, a data group deskew module, and an enablement control module. The plurality of data line deskew/sampling blocks deskew and sample incoming data on respective data lines based upon a clock signal to produce deskewed data. The data group deskew module receives deskewed data from each of the plurality of data line deskew/sampling blocks and removes inter data line skew from the deskewed data to produce received data. The plurality of data line deskew/sampling blocks and the data group deskew module may be set based upon a training sequence received from a link partner. The training sequence may received during startup or reset, immediately after startup or reset completes, or may be received periodically during training intervals.
REFERENCES:
patent: 6005412 (1999-12-01), Ranjan et al.
patent: 6335901 (2002-01-01), Morita et al.
patent: 6748479 (2004-06-01), Sano et al.
patent: 6766464 (2004-07-01), Collier
patent: 6990538 (2006-01-01), Rojas et al.
patent: 7036037 (2006-04-01), Paul et al.
patent: 7103823 (2006-09-01), Nemawarkar et al.
patent: 7117419 (2006-10-01), Nemawarkar et al.
patent: 7143199 (2006-11-01), Ambrose
patent: 7159137 (2007-01-01), Nemawarkar et al.
patent: 7167995 (2007-01-01), Chiang
patent: 7170907 (2007-01-01), Reches
patent: 7302505 (2007-11-01), Ingino et al.
patent: 7386626 (2008-06-01), Kota et al.
patent: 7395347 (2008-07-01), Nemawarkar et al.
patent: 2003/0117166 (2003-06-01), Ingino et al.
patent: 2003/0196132 (2003-10-01), Chiang
patent: 2003/0217215 (2003-11-01), Taborek et al.
patent: 2006/0277346 (2006-12-01), Doak et al.
Gulati Manu
Moll Laurent R.
Broadcom Corporation
Garlick Bruce E.
Garlick & Harrison & Markison
Patel Nimesh G
Rinehart Mark
LandOfFree
Hypertransport/SPI-4 interface supporting configurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hypertransport/SPI-4 interface supporting configurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hypertransport/SPI-4 interface supporting configurable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4127548