Hybrid mapping implementation within a non-volatile memory...

Details Hybrid mapping implementation within a non-volatile memory... Hybrid mapping implementation within a non-volatile memory...

2007-03-06

2007-03-06

Bataille, Pierre (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S005000

Reexamination Certificate

active

10676652

ABSTRACT:
Methods and apparatus for allow different mapping implementations, including a many-to-one logical to physical block mapping, to be used within a memory system are disclosed. According to one aspect of the present invention, a method for mapping a plurality of logical blocks to a physical block includes identifying a first logical block meets at least one criterion. The method also includes identifying a second logical block which is substantially complementary to the first logical block, and providing contents associated with the first logical block and contents associated with the second logical block to the physical block.

REFERENCES:
patent: 5095420 (1992-03-01), Eilert et al.
patent: 5113512 (1992-05-01), Miki et al.
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5341339 (1994-08-01), Wells
patent: 5375214 (1994-12-01), Mirza et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5404485 (1995-04-01), Ban
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5561778 (1996-10-01), Fecteau et al.
patent: 5568439 (1996-10-01), Harari
patent: 5579499 (1996-11-01), Fecteau et al.
patent: 5594881 (1997-01-01), Fecteau et al.
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5734816 (1998-03-01), Niijima et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 5930193 (1999-07-01), Achiwa et al.
patent: 5937425 (1999-08-01), Ban
patent: 5987573 (1999-11-01), Hiraka
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6139177 (2000-10-01), Venkatraman et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6381176 (2002-04-01), Kim et al.
patent: 6405295 (2002-06-01), Bando
patent: 6426893 (2002-07-01), Conley et al.
patent: 6684289 (2004-01-01), Gonzalez et al.
patent: 6772274 (2004-08-01), Estakhri
patent: 6807095 (2004-10-01), Chen et al.
patent: 6823526 (2004-11-01), Howard et al.
patent: 2001/0010065 (2001-07-01), Chiba
patent: 2002/0099904 (2002-07-01), Conley
patent: 2005/0246480 (2005-11-01), Fu
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
patent: WO 02/058074 (2002-07-01), None
Chiang et al., “Managing Flash Memory in Personal Communication Devices”, Proc. Int'l Symp. Consumer Elec. (IEEE, 1997), pp. 177-182.
Kawaguchi et al., “Flash-Memory Based File System”, Proc. USENIX Tech. Conf (1995), pp. 155-164.
Kim, Jesung et al., “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.

Affiliated with

Also associated with

Rating

Hybrid mapping implementation within a non-volatile memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid mapping implementation within a non-volatile memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid mapping implementation within a non-volatile memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3767372