Hybrid linear wire model approach to tuning transistor...

Details Hybrid linear wire model approach to tuning transistor... Hybrid linear wire model approach to tuning transistor...

2008-01-29

2008-01-29

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C703S016000

Reexamination Certificate

active

07325210

ABSTRACT:
A hybrid linear wire model for tuning the transistor widths of circuits linked by RC interconnects is described. The method uses two embedded simulators during the tuning process on netlists that contain resistors (Rs). A Timing oriented simulator is used only for timing purposes on the original netlist that includes all the Rs. A Gradient oriented simulator is then run only on the modified netlist with all Rs shorted and within the iterative loop of the tuner to compute gradients. The present hybrid method achieves a significant improvement in computational speed. The Timing oriented simulator is fast and accurate for only timing netlists with Rs, but cannot compute gradients efficiently. The Gradient oriented simulator computes gradients efficiently but cannot do so in the presence of Rs. To prevent “de-tuning” that typically occurs when all Rs are shorted, ‘wire-adjusts’ are provided that make the initial timing results using the Gradient oriented simulator on the shorted netlist match the timing results using Timing oriented simulator on the original netlist. This permits the optimizer sense initially the correct set of critical timing paths, and more significantly, it permits the wire-adjusts keep track of the changing transistor widths to guide the optimizer during the iterations until convergence is achieved.

REFERENCES:
patent: 5359534 (1994-10-01), Fujiki et al.
patent: 5369594 (1994-11-01), Huang et al.
patent: 5588142 (1996-12-01), Sharrit
patent: 5808915 (1998-09-01), Troyanovsky
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6219631 (2001-04-01), Oh et al.
patent: 6507936 (2003-01-01), Yamaguchi
patent: 6530066 (2003-03-01), Ito et al.
patent: 6567960 (2003-05-01), Chang et al.
patent: 6687883 (2004-02-01), Cohn et al.
patent: 6789248 (2004-09-01), Lu et al.
patent: 6807520 (2004-10-01), Zhou et al.
patent: 6940293 (2005-09-01), Ramarao et al.
patent: 2002/0016952 (2002-02-01), Chang et al.
patent: 2003/0070148 (2003-04-01), Chang et al.
patent: 2003/0126573 (2003-07-01), Roohparvar
patent: 2004/0044510 (2004-03-01), Zolotov et al.
patent: 2004/0059558 (2004-03-01), Korobkov
patent: 2004/0148579 (2004-07-01), Visweswariah
patent: 2005/0102124 (2005-05-01), Root et al.
patent: 2005/0149895 (2005-07-01), Toubou
patent: 2006/0149526 (2006-07-01), Torossian et al.
patent: 736680 (1996-10-01), None
patent: 11135388 (1999-05-01), None
Venkatesan et al., “A Physical Model for the Transient Response of Capacitively Loaded Distributed rlc Interconnects”, ACM, Jun. 10-14, 2002, pp. 763-765.
Basel, “Accurate and Efficient Extraction of Interconnect Circuits for Full-Chip Timing Analysis”, Microelectronics Communications Technology Producing Quality Products Mobile and Portable Power Emerging Technologies Conference, Nov. 7-9, 1995, pp. 118-123.
Nakayama et al., “A Learning Algorithm for Convolutive Blind Source Separation with Transmission Delay Constraint”, IEEE, 2002, pp. 1287-1292.
Kurogi et al., “Competitive Learning Using Gradient and Reinitialization Methods for Adaptive Vector Quantization”, Proceedings of the 2000 IEEE Signal Processing Society Workshop, vol. 1, Dec. 11-13, 2000, pp. 281-288.
Lee et al., “Synthesis of High-Speed Interconnects Under Constraints on Tlming and Slgnal Integrity”, IEEE 1998 Electronic Components and Technology Conference, 1998, pp. 622-626.
Chng et al., “Gradient Radial Basis Function Networks for Nonlinear and Nonstationary Time Series Prediction”, IEEE Transactions on Neural Networks, VOI. 7, No. 1, Jan. 1996, pp. 190-194.
NN9201216, “Transistor Size Optimization for Circuit Cells of VLSI”, IBM Technical Disclosure Bulletin, vol. 34, No. 8, Jan. 1992, pp. 216-220 (6 pages).
“Adaptively Controlled Explicit Simulation” Anirudh Devgan Member, IEEE, and Ronald A. Rohrer, Fellow, IEEE, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 6, Jun. 1994, pp. 746-761.
“Piecewise Approximate Circuit Simulation” Chandramouli Visweswariah, Member IEEE and Ronald Rohrer, Fellow IEEE, IEEE Transactions on Computer-Aided Design vol. 10 No. 7 Jul. 1991 pp. 861-870.
“Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation” A.R. Conn, I.M. Elfadel, W.W. Molzen Jr., P.R. O'Brien, P.N. Strenski, C. Visweswariah, C.B. Whan, ACM, 1999, 8 pages.

Affiliated with

Also associated with

Rating

Hybrid linear wire model approach to tuning transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid linear wire model approach to tuning transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid linear wire model approach to tuning transistor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2779242