Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-03-13
2007-03-13
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S305000, C710S100000
Reexamination Certificate
active
10877139
ABSTRACT:
One embodiment of the invention provides a hub chip comprising: an address bus input for receiving a plurality of successively sent portions of address and/or command data, a shift register which has register elements and is connected to the address bus input to receive the plurality of portions of the address and/or command data, the shift register being connected to the address bus input so that, when the address and/or command data are received, the portions of the address and/or command data are successively written to the register elements, an address bus output for outputting the received address and/or command data, a memory module interface for connecting one or more memory modules, where the hub chip addresses none, one or a plurality of the connected memory modules, depending on the address and/or command data transferred, and a driver element provided to output the received portion of the address and/or command data to the address bus output before all of the portions of the address and/or command data have been received in full.
REFERENCES:
patent: 6477592 (2002-11-01), Chen et al.
patent: 2002/0038405 (2002-03-01), Leddige et al.
patent: 2003/0057994 (2003-03-01), Braun et al.
patent: 2004/0044833 (2004-03-01), Ryan
patent: 2004/0044857 (2004-03-01), Jeddeloh et al.
patent: 2004/0260859 (2004-12-01), Park et al.
patent: 10121902 (2001-12-01), None
patent: 691 32 721 (2002-05-01), None
patent: 10146491 (2003-04-01), None
patent: WO 91/16680 (1991-10-01), None
German Patent Office Examination Report dated Apr. 29, 2004.
German Patent Office Examination Report dated Jul. 28, 2005.
German Examination Report Dated Apr. 29, 2004.
German Patent Office Examination Report dated Nov. 9, 2005.
Kalms Sven
Kandolf Helmut
Huynh Kim T.
Infineon - Technologies AG
Patterson & Sheridan L.L.P.
Perveen Rehana
LandOfFree
Hub chip for one or more memory modules does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hub chip for one or more memory modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hub chip for one or more memory modules will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745939