Electrical computers and digital data processing systems: input/ – Input/output data processing – Data transfer specifying
Patent
1998-02-11
1999-08-24
An, Meng-Ai T.
Electrical computers and digital data processing systems: input/
Input/output data processing
Data transfer specifying
710126, 710128, 710100, G06F 1300
Patent
active
059419601
ABSTRACT:
A bridge logic takes write cycles that appear one at a time as an address followed by an associated data word on a host bus, detects consecutive addresses, and uses this information to create burst cycles on a peripheral control interface (PCI) bus that has protocols that allow burst cycles.
REFERENCES:
patent: 3818461 (1974-06-01), Ward et al.
patent: 3999168 (1976-12-01), Findley et al.
patent: 4031519 (1977-06-01), Findley
patent: 4032899 (1977-06-01), Jenny et al.
patent: 4052699 (1977-10-01), Micka et al.
patent: 4868734 (1989-09-01), Idleman et al.
patent: 4965801 (1990-10-01), DuLac
patent: 5075846 (1991-12-01), Reininger et al.
patent: 5197144 (1993-03-01), Edenfield et al.
patent: 5239638 (1993-08-01), Pawlowski et al.
patent: 5241630 (1993-08-01), Lattin, Jr. et al.
patent: 5269005 (1993-12-01), Heil et al.
patent: 5289584 (1994-02-01), Thome et al.
patent: 5325499 (1994-06-01), Kummer et al.
patent: 5333276 (1994-07-01), Solari
patent: 5392407 (1995-02-01), Heil et al.
patent: 5410656 (1995-04-01), King et al.
patent: 5448310 (1995-09-01), Kopet et al.
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5488709 (1996-01-01), Chan
patent: 5550989 (1996-08-01), Santos
patent: 5564026 (1996-10-01), Amini et al.
patent: 5649161 (1997-07-01), Andrade et al.
patent: 5664117 (1997-09-01), Shah et al.
patent: 5717894 (1998-02-01), Vivio
i486 Microprocessor Hardware Reference Manual--Chapter 3: Processor Bus Intel Corporation, Santa Clara, CA, 1990, pp. 3-1 to 3-7 and 3-21 to 3-37.
PCI Local Bus Specification Revision 2.0: Production Version, Apr. 30, 1993, pp. 23-24 and 28-30.
Miller Mark W.
Oztaskin Ali S.
An Meng-Ai T.
Intel Corporation
Monestime Mackly
LandOfFree
Host initiated PCI burst writes utilizing posted write buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Host initiated PCI burst writes utilizing posted write buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Host initiated PCI burst writes utilizing posted write buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-462419