Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-12-02
2002-02-19
Flynn, Nathan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S328000, C257S360000, C327S109000, C438S212000, C438S268000
Reexamination Certificate
active
06348716
ABSTRACT:
BACKGROUND OF THE INVENTION
1 Field of the Invention
The present invention relates to a power MOS gate type semiconductor device and a manufacturing method thereof, and more particularly, to a lateral MOS gate type semiconductor device including a Zener diode, and a manufacturing method thereof.
2. Description of the Related Art
Recently, power integrated circuit techniques for integrating a power semiconductor device having a high voltage and a large current and a driving circuit therefor into one chip have been rapidly developed. Lateral power semiconductor devices are generally used as power semiconductor devices which are incorporated into power integrated circuits. However, in lateral power semiconductor devices, current is horizontally conducted, and thus only a small amount of current can be conducted per unit area. Also, in the case of MOS gate type semiconductor devices, most of the current flows along the surface of the device, so that a small safe operating area is provided and ensuring reliability is not easy. Furthermore, when the lateral power semiconductor devices are connected to an inductive load, they cannot endure high avalanche energies.
FIG. 1
is a cross-sectional view showing the flow of drain current (indicated by the arrow) within a conventional lateral MOS gate type semiconductor device connected to an inductive load.
Referring to
FIG. 1
, an n-type low-concentration drift layer
2
is formed on an n-type high-concentration semiconductor substrate
1
. The drift layer
2
can be formed by growing an n-type epitaxial layer on the semiconductor substrate
1
. A p-type well region
3
is formed in a predetermined area below the upper surface of the drift layer
2
. An n-type high-concentration source region
4
is formed within the p-type well region
3
. An n-type high-concentration drain region
5
is formed below the surface of the n-type drift layer
2
, being spaced a predetermined distance apart from the p-type well region
3
. A gate electrode
7
is formed over a channel forming area of the p-type well region
3
, having a gate oxide layer
6
interposed between the gate electrode
7
and the p-type well region. A source electrode
8
is formed such that it is electrically connected to the source region
4
, and a drain electrode
9
is formed such that it is electrically connected to the drain region
5
.
When the lateral MOS gate-type semiconductor device is connected to an inductive load and turned on, a considerable amount of energy is stored in the inductor of the inductive load, and must be discharged through the drain and source electrodes when the device is turned off. During this period, a high reverse voltage is applied between the drain and source electrodes, and thus the state of the junction portion between the p-type well region
3
and the n-type drift region
2
abruptly changes into an avalanche state. Then, a current from the inductor goes through a resistor (Rb) under the n-type high-concentration source region
4
via a parasitic pn diode formed by the junction portion between the p-type well region
3
and the n-type drift region
2
, and flows into the source electrode
8
as indicated by an arrow in FIG.
1
. Here, the drop in voltage across the resistor Rb forward-biases the junction portion between the p-type well region
3
and the n-type source region
4
. When the voltage drop across the resistor Rb is greater than or equal to a predetermined value (i.e., 0.7V), carriers start being injected through the n-type high-concentration source region
4
as well as the p-type well region
3
. That is, a parasitic npn bipolar junction transistor comprised of the n-type source region
4
, the p-type well region
3
, and the n-type drift region
2
starts being turned on. Therefore, the parasitic pn diode formed by the junction portion between the p-type well region
3
and the n-type drift region
2
can resist avalanche energies only until the parasitic npn bipolar junction transistor is turned on.
However, a general lateral MOS gate-type transistor includes a parasitic pn diode of a small capacity, and furthermore cannot resist high avalanche energies because it is easy to turn on the parasitic bipolar junction transistor, as described above. Hence, it is very important to avoid turn-on of the parasitic bipolar junction transistor so that the parasitic bipolar junction transistor can endure the high avalanche energies.
To do this, there has been proposed a method of reducing the value of the resistor Rb under the n-type high-concentration source region by increasing the concentration of the p-type well region, in the prior art. However, this method has problems in that the threshold voltage increases, the current conducting ability is degraded, and the step of forming a mask film must be added in the device manufacturing method. There is also a method in which the device can resist avalanche energies by virtue of a special diode installed at the exterior of the device. This method increases the cost, and becomes quite complicated in terms of system design.
SUMMARY OF THE INVENTION
To solve the above problems, it is an object of the present invention to provide a lateral MOS gate-type semiconductor device including a Zener diode, which can resist a large amount of avalanche energy without turning on a parasitic bipolar transistor.
It is another object of the present invention to provide a method of manufacturing the lateral MOS gate-type semiconductor device including a Zener diode.
Accordingly, to achieve the first object, a lateral MOS gate semiconductor device according to an embodiment of the present invention incudes a drift layer of a first conductivity type, formed on a semiconductor substrate, and a well region of a second conductivity type that is opposite to the first conductivity type, formed in a given area below the upper surface of the drift layer. A first high-concentration source region is formed in a given area in the well region, and a high-concentration drain region of a first conductivity type is separated from the well region by a predetermined distance in a predetermined area below the upper surface of the drift layer. A plurality of Zener diodes having a predetermined breakdown voltage are separated from the drift layer to act as a passage for moving carriers from the drain region to the source region. A gate electrode is formed on a predetermined channel forming area of the well region, having a gate insulative film formed between the gate electrode and the predetermined channel forming area. A source electrode is formed so as to be electrically connected to the source region. A drain electrode is formed so as to be electrically connected to the drain region.
In the present invention, the semiconductor substrate is of a first conductivity type high concentration or a second conductivity type high-concentration. When the semiconductor substrate is of the first conductivity type, the lateral MOS gate-type semiconductor device further incudes an insulative film interposed between the semiconductor substrate and the drift layer.
It is preferable that first conductive regions and second conductive regions constituting the Zener diodes are connected to each other in series, perpendicularly to the direction of current flow in the drift layer. Here, the first and second conductive regions alternate within the polycrystalline silicon film, and the first conductive regions are positioned at both ends of the polycrystalline silicon film. In particular, it is preferable that one first conductive region of the two positioned at both ends of the polycrystalline silicon film is connected directly to the drain region, and the other first conductive region is connected to the source region. The first conductive region connected to the source region can be connected directly to the source region, or connected to the source region via the gate electrode.
In some circumstances, the first conductive regions and second conductive regions constituting the Zener diodes can be connected to each other in series such that they a
Fairchild Korea Semiconductor Ltd.
Flynn Nathan
Rothwell Figg Ernst & Manbeck
Wilson Scott R.
LandOfFree
Horizontal MOS gate type semiconductor device including... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Horizontal MOS gate type semiconductor device including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Horizontal MOS gate type semiconductor device including... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2948830