History-based prefetch cache including a time queue

Details History-based prefetch cache including a time queue History-based prefetch cache including a time queue

1996-05-30

1998-07-07

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395343, 395585, G06F 1208, G06F 900

Patent

active

057784353

ABSTRACT:
A history-based prefetch cache which includes a time queue. The time queue correlates past events with cache misses in a microprocessor. The time queue is set to N cycles, N being a predetermined, arbitrary or programmable amount. The prefetch cache is a prefetch target buffer which receives inputs from a time queue and a cache and determines if an event is present in the cache. If an address is not present in the cache it is prefetched based on past events and inserted into the prefetch target buffer so that the microprocessor will not miss it the next time.

REFERENCES:
patent: 5553254 (1996-09-01), Berstis et al.
patent: 5561782 (1996-10-01), O'Connor
patent: 5586294 (1996-12-01), Goodwin et al.
Park et al., "Non-referenced prefetch(NRP) cachefor instruction prefetching", IEE Proceedings-Computers and Digital Techniques, V 143, Iss 1, P 37-43, Jan. 1996.
Billingsley et al., "Memory Latency Reduction Using An Address Prediction Buffer", Conference record of the twenty-sixth Asilomar Conference on Signals, systems and Computers vol. 1 p. 78-82, Oct. 1992.
Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency, Austin et al., Proceedings of the 28th Annual International Symposium on Microarchitecture; Dec. 1995.
Streamlining Data Cache Acess with Fast Address Calculation, Austin et al., Jun. 1995, Proceedings of the 22nd Annual International Symposium on Computer Architecture.
An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty, Baer et al., SUPERCOMPUTING '91, pp. 176-186, Nov. 1991.
Compiler Techniques for Data Prefetching on the PowerPC, Bernstein et al., Proceedings of the Conference on Parallel Architectures and Compiler Techniques, pp. 19-26, Jul. 1995.
Reducing Memory Latency via Non-blocking and Prefetching Caches, Chen et al., University of Washington, Jun. 1992.
Data Prefetcching for High-Performance Processors, Tien-fu Chen, PhD thesis, University of Washington, Jul. 1993.
A Load-Instruction Unit for Pipelined Processors, Eickemeyer et al., IBM Journal of Research and Development, Jul. 4, 1993.
Hardware Support for Hiding Cache Latency, Golden et al., University of Michigan Technical Report, Jan. 13, 1995.
Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns, Kaeli et al., Proceedings of the 18th Annual International Symposium on Computer Architecture, pp. 34-42, Canada, May 1991.
An Architecture for Software-Controlled Data Prefetching, Klaiber et al., Proceedings of the 18th Annual International Symposium on Computer Architecture, pp. 45-53, Canada, May 1991.
Branch Prediction Strategies and Branch Target Buffer Design, Lee et al., IEEE COMPUTER, pp. 6-22, Jan. 1984.
The 801 Minicomputer, George Radin, First Symposium on Architectual Support for Programming Languages and Operating Systems, pp. 39-47, Mar. 1982.
A Study of Branch Prediction Strategies, James E. Smith, 8th Annual International Symposium on Computer Architecture, pp. 135-148, May 1981.
Sequential Program Prefetching in Memory Hierarchies, Alan Jay Smith, IEEE COMPUTER, pp. 7-21, Dec. 1978.
Cache memories, Alan Jay Smith, ACM Computing Surveys, vol. 14, No. 3, pp. 473-530, Sep. 1982.
Prefetch Unit for Vector Operations on Scalar Computers, Ivan Sklenar, Computer Architecture News, vol. 20, No. 4, pp. 31-47, May 27, 1992.
Limitations of Cache Prefetching on a Bus-Based Multiprocessor, Tullsen et al., Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 278-288, May 1993.
Effective Cache Prefetching on Bus-Based Multiprocessors, Tullsen et al., ACM Transactions on Computer Systems, vol. 13, No. 1, pp. 57-88, Feb. 1995.
Pollution Control Caching, Walsh et al., Proceedings of the International Conference on Computer Design, pp. 300-306, Oct. 1995.
A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History, Yeh et al., Proceedings of the 20th Annual International Symposium Computer Architecture, pp. 257-267, May 1993.
Improving Direct Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers, Norman P. Jouppu, Proceedings of the 17th Annual Symposium on Computer Architecture, pp. 364-373, Seattle, Washington, May 1990.

Affiliated with

Also associated with

Rating

History-based prefetch cache including a time queue does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with History-based prefetch cache including a time queue, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and History-based prefetch cache including a time queue will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1218634