Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-09-12
2006-09-12
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S792000
Reexamination Certificate
active
07107509
ABSTRACT:
A Log Map processor that processes information in accordance with the Log MAP algorithm using an N-state Radix-K trellis where K is an integer equal to 4 or greater and N is an integer equal to 2 or greater. The Log Map processor comprises branch and path metric calculators designed with LogSum operators. The LogSum operators used and Add-Compare-Select architecture that is based on an approximation of the Jacobian definition of the LogSum operation. The Log Map processor is thus able to process relatively more information per unit time.
REFERENCES:
patent: 5933462 (1999-08-01), Viterbi et al.
patent: 6192084 (2001-02-01), Miyauchi et al.
patent: 6366624 (2002-04-01), Balachandran et al.
patent: 6400290 (2002-06-01), Langhammer et al.
patent: 6473878 (2002-10-01), Wei
patent: 6484283 (2002-11-01), Stephen et al.
patent: 6516437 (2003-02-01), Van Stralen et al.
patent: 6516444 (2003-02-01), Maru
patent: 6563877 (2003-03-01), Yamagiwa et al.
patent: 6725409 (2004-04-01), Wolf
patent: 6760390 (2004-07-01), Desai et al.
patent: 6807238 (2004-10-01), Rhee et al.
patent: 6816556 (2004-11-01), Kim
patent: 6865711 (2005-03-01), Arad et al.
patent: 6877125 (2005-04-01), Le Bars et al.
patent: 2002/0048329 (2002-04-01), Tran et al.
patent: 2002/0053061 (2002-05-01), Kong et al.
patent: 1 154 578 (2004-11-01), None
Miyauchi, T., et al., “High-Performance Programmable SISO Decoder VLSI Implementation for Decoding Turbo Codes”, IEEE Globecom '01, pp. 305-309.
Raghupathy A et al: “A transformation for computational latency reduction in turbo-MAP decoding”Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Orlando, FL, USA May 30 - Jun. 2, 1999, Piscataway, NJ, USA, IEEE, US, May 30, 1999, pp. 402-405, XP010341252 ISBN: 0-7803-5471-0.
Pietrobon S S: “Implementation and Performance of a Turbo/MAP Decoder” International Journal of Satellite Communications, John Wiley and Sons, US, vol. 16, No. 1, 1998, pp. 23-46, XP000856961 ISSN: 0737-2884.
Gierenz V S et al: “A 550 Mb/s radix-4 bit-level pipelined 16-state 0.25-/spl mu/m CMOS viterbi decoder” IEEE International Conference on Application-Specific Systems, Architectures and Processors, Jul. 10, 2000, pp. 195-201, XP010507749.
Masera G et al: “VLSI architectures for turbo codes” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE Inc. New York, US, vol. 7, No. 3, Sep. 1999, pp. 369-379, XP002187339 ISSN: 1063-8210.
El-Assal M et al: “A high speed architecture for map decoder” IEEE Workshop on Signal Processing Systems, 2002. (SIPS '02), Oct. 16, 2002, pp. 69-74, XP010616579.
Bickerstaff M et al: “A 24Mb/s radix-4 LogMAP turbo decoder for 3 GPP-HSDPA A mobile wireless” Regular Paper ISSCC, XX, XX, Feb. 9, 2003, pp. 1-10, XP010661378.
Fettweis G et al: “Feedforward Architectures for Parallel Viterbi Decoding” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Kluwer Academic Publishers, Dordrecht, NL, vol. 3, No. 1 / 2, Jun. 1, 1991, pp. 105-119, XP000228897 ISSN: 0922-5773.
Viterbi A J: “An Intuitive Justification and a Simplified Implementation of the Map Decoder for Convolutional Codes” IEEE Journal on Selected Areas in Communications, IEEE Inc. New York, US, vol. 16, No. 2, Feb. 1, 1998, pp. 260-264, XP000741780 ISSN: 0733-8716.
Erfanian J A et al: “Low-complexity parallel-structure symbol-by-symbol detection for ISI channels” IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Jun. 1, 1989, pp. 350-353, XP010084397.
Bickerstaff Mark Andrew
Davis Linda Mary
Baker Stephen M.
Lucent Technologies - Inc.
LandOfFree
Higher radix Log MAP processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Higher radix Log MAP processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Higher radix Log MAP processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613982