High voltage output buffer using low voltage transistors

Details High voltage output buffer using low voltage transistors High voltage output buffer using low voltage transistors

2000-12-18

2003-06-17

Le, Don (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S083000, C326S063000

Reexamination Certificate

active

06580291

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for implementing a high voltage output buffer generally and, more particularly, to a method and/or architecture for implementing a high voltage output buffer with low voltage transistors.
BACKGROUND OF THE INVENTION
Traditional output buffer circuits have used high voltage transistors for implementing I/Os on the same integrated circuit (IC) as low voltage transistors. Such an approach increases the technology complexity as well as the cost of implementing such a circuit.
For dual-voltage technologies, the I/Os run off a high voltage supply and the internal circuitry off a low voltage supply. Due to gate-oxide stress, low voltage transistors cannot be used in the I/Os with conventional circuits.
As transistor dimensions decrease, supply voltages have to decrease in order to prevent gate-oxide breakdown. However, in order to reduce die cost and improve performance, it is often desirable to migrate a high voltage device into a technology which is smaller, but cannot cope with the gate-oxide stress of the high voltage. A way to avoid this problem is to develop a dual voltage technology. The internals of the chip use the low voltage transistors running off a regulated power supply. The I/Os use high voltage transistors running off the high voltage main supply.
It would be desirable to implement a method and/or architecture that uses low-voltage transistors for an output buffer arranged such that the gate oxide (Gox) is not stressed above the low-voltage threshold.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit and a second circuit. The first circuit may be configured to generate a first portion of an output signal in response to (i) a first supply voltage and (ii) a pullup signal. The second circuit may be configured to generate a second portion of said output signal in response to (i) a second supply voltage and (ii) a pulldown signal. The first and second circuits may be implemented with transistors that normally can only withstand the second supply voltage.
The objects, features and advantages of the present invention include providing a method and/or architecture for implementing a high voltage output buffer comprising low voltage transistors that may (i) have a maximum voltage stress across gate oxide that is within the tolerance of low voltage transistors, (ii) provide an integral voltage translation from an internal low voltage stage to a high voltage output stage, (iii) be driven from a high voltage supply; and/or (iv) contain integral voltage translation from internal low voltage to external high voltage.


REFERENCES:
patent: 4161663 (1979-07-01), Martinez
patent: 4675557 (1987-06-01), Huntington
patent: 4678950 (1987-07-01), Mitake
patent: 4709162 (1987-11-01), Braceras et al.
patent: 4717846 (1988-01-01), Ando
patent: 4782250 (1988-11-01), Adams et al.
patent: 4800303 (1989-01-01), Graham et al.
patent: 4963766 (1990-10-01), Lundberg
patent: 5057715 (1991-10-01), Larsen et al.
patent: 5151619 (1992-09-01), Austin et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5243236 (1993-09-01), McDaniel
patent: 5266849 (1993-11-01), Kitahara et al.
patent: 5300835 (1994-04-01), Assar et al.
patent: 5319259 (1994-06-01), Merrill
patent: 5338978 (1994-08-01), Larsen et al.
patent: 5381056 (1995-01-01), Murphy
patent: 5381061 (1995-01-01), Davis
patent: 5387826 (1995-02-01), Shay et al.
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5440249 (1995-08-01), Schucker et al.
patent: 5444397 (1995-08-01), Wong et al.
patent: 5450025 (1995-09-01), Shay
patent: 5451889 (1995-09-01), Heim et al.
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5512844 (1996-04-01), Nakakura et al.
patent: 5543733 (1996-08-01), Mattos et al.
patent: 5574389 (1996-11-01), Chu
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5646809 (1997-07-01), Motley et al.
patent: 5684415 (1997-11-01), McManus
patent: 5828231 (1998-10-01), Bazargan
patent: 5834948 (1998-11-01), Yoshizaki et al.
patent: 5892377 (1999-04-01), Johnston et al.
patent: 5952847 (1999-09-01), Plants et al.
patent: 5966030 (1999-10-01), Schmitt et al.
patent: 6031394 (2000-02-01), Cranford et al.
patent: 6040729 (2000-03-01), Sanchez et al.
patent: 6118301 (2000-09-01), Singh et al.

Affiliated with

Also associated with

Rating

High voltage output buffer using low voltage transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High voltage output buffer using low voltage transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage output buffer using low voltage transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3091453