Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Bipolar and fet
Reexamination Certificate
2007-09-19
2009-06-30
Chang, Daniel D (Department: 2819)
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
Bipolar and fet
C326S112000, C330S253000
Reexamination Certificate
active
07554364
ABSTRACT:
Circuitry for preventing damage to differentially coupled input JFETs in an integrated circuit amplifier includes first (J2) and second (J4) differentially coupled input JFETs. A first input signal (Vin+) is applied to a gate of the first input JFET (J2), and second input signal (Vin−) is applied to a gate of the second input JFET. Needed amounts of drain current are supplied to the first and second input JFETs. A separator JFET (J1) having a drain coupled to a source of the first input JFET and a source coupled to the source of the second input JFET is operated to control an amount of electrical isolation between the drain and source of the separator JFET so as to limit an amount of reverse bias voltage across a gate-source junction of one of the first and second input JFETs to a value less than a gate-source junction breakdown voltage of that the first and second input JFETs.
REFERENCES:
patent: 6359512 (2002-03-01), Ivanov et al.
patent: 6437645 (2002-08-01), Ivanov et al.
patent: 7084704 (2006-08-01), Sowlati
Alenin Sergey V.
Zhou Junlin
Brady III Wade J.
Chang Daniel D
Patti Jon J.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
High-voltage operational amplifier input stage and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-voltage operational amplifier input stage and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-voltage operational amplifier input stage and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4066162