High-voltage N-channel MOS transistor and associated manufacturi

Static information storage and retrieval – Systems using particular element – Semiconductive

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365156, 257371, 257336, 257339, G11C 1134

Patent

active

058503609

ABSTRACT:
A CMOS device and process are disclosed in which two types of N-channel MOS transistors are provided, one being formed in a P-well and one being formed outside the P-well where the relatively low doping concentration of P-type substrate serves as a channel defining region. This second type N-channel transistor an support higher junction voltages due to the lower p-type doping concentration than is possible for the first type N-channel transistor formed in the higher doping concentration P-well. A mask is provided to prevent boron doping in the substrate at the site of the high voltage transistor during the implantation step which defines the P-well.

REFERENCES:
patent: 4697332 (1987-10-01), Joy et al.
patent: 5321287 (1994-06-01), Uemura et al.
patent: 5512769 (1996-04-01), Yamamoto
patent: 5568418 (1996-10-01), Crisenza et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High-voltage N-channel MOS transistor and associated manufacturi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-voltage N-channel MOS transistor and associated manufacturi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-voltage N-channel MOS transistor and associated manufacturi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1462751

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.