Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2001-01-02
2004-11-02
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S755000
Reexamination Certificate
active
06813742
ABSTRACT:
BACKGROUND OF INVENTION
1. Field of the Invention
This invention relates to Baseband Processor and Error-Correction Codes for Third Generation (3G) Wireless Mobile Communications; and more particularly, the invention relates to a very high speed Turbo Codes Decoder using pipelined Log-MAP decoders method for for Third Generation (3G) CDMA2000 and 3G-WCDMA.
2. Description of Prior Art
Turbo Codes decoding is based upon the classic forward error correction concepts that include the use of recursive systematic constituent Encoders (RSC) and Interleaver to reduce E
b
/N
0
for power-limited wireless applications such as digital 3G Wireless Mobile Communications. A Turbo Codes Decoder is an important part of the baseband processor in the wireless communication Receiver, which is used to reconstruct the corrupted and noisy received data and to improve BER (bit-error-rate) throughput. FIG.
1
. shows an example of a 3G Receiver with a Turbo Codes Decoder
13
which decodes data from the Demodulator
11
and De-mapping
12
modules, and sends decoded data to the MAC layer
14
. FIG.
2
. shows an example of an 8-PSK constellation points
21
produced by the Demodulator module
11
. The De-mapping
12
module uses the 8-PSK constellation points
21
to convert into binary data
22
and send to the Turbo Codes Decoder
13
. The data
22
is then decoded and reconstructed by the Turbo Codes Decoder
13
and send to the MAC layer
14
.
A most widely used forward-error-correction FEC scheme is the Viterbi Algorithm Decoder in both wired and wireless application. A drawback is that it requires a long waiting for decisions until the whole. sequence has been received. A delay of six time the memory length of the received data is required for decoding. One of the more effective FEC, with higher complexity, a MAP algorithm used to decode received message has comprised the steps of very computational complex, requiring many multiplications and additions per bit to compute the posteriori probability. A major difficulty with the use of the MAP algorithm has been the implementation in semiconductor ASIC devices, the complexity the multiplications and additions which will slow down the decoding process and reducing the throughput data rates. Furthermore, even under the best conditions, each operations used in the MAP algorithm requires a large circuits in the ASIC. The result is costly, and low performance in bit rates throughput.
Recently introduced by the 3GPP organization a new class of codes using parallel concatenated codes (PCCC) that include the use of the classic recursive systematic constituent Encoders (RSC) and Interleaver as shown in FIG.
3
. offers great improvement. An example of the 3GPP Turbo Codes PCCC Turbo Codes with 8-states and rate ⅓ is shown in FIG.
3
. data enters the two systematic encoders
31
33
separated by an interleaver
32
. An output codeword consists of the source data bit followed by the parity check bits of the two encoders. Other prior work of error correction codes was done by Berrou et al. describing a parallel concatenated codes which is are much complex encoding structure that are not suitable for portable wireless device. Another patent U.S. Pat. No. 6,023,783 by Divsalar et al. describes a more improved encoding method than Berrou using some basic mathematical concepts of parallel concatenated codes. However, patents by Berrou, the U.S. Pat. No. 6,023,783, and others only describe the basic concept of parallel concatenated codes using mathematical equations which are good for research in deep space communications and other government projects but are not feasible, economical, and practical for consumers. The encoding of data is simple and can be easily implemented with a few xor and flip-flop logic gates. But the decoding the Turbo Codes is much more difficult to implement in ASIC or software. The prior arts describe briefly the implementation of the Turbo Codes Decoder which are mostly for deep space communications and requires much more hardware, powers and costs.
All the prior arts of Turbo Codes fail to achieve a simpler method for a Turbo Codes Decoder as it is required and desired for 3G cellular phones and 3G personal communication devices including high speed data throughput, low power consumption, lower costs, limited bandwidth, and limited power transmitter in noisy environment.
SUMMARY OF INVENTION
The present invention directed Turbo Codes Decoder to implement a more efficient, practical and simpler method to achieve the requirements for 3G cellular phones and 3G personal communication devices including higher speed data throughput, lower power consumptions, lower costs, and simpler implementation in ASIC or software. The present invention encompasses improved and simplified Turbo Codes Decoder method and apparatus to deliver higher speed and lower power especially for 3G applications. An exemplary embodiment Turbo Codes Decoder utilizes two pipelined and serially concatenated SISO Log-MAP Decoders with Interleaver-Memory at the output of the first decoder and a De-interleaver-Memory at the second decoder. The two decoders function in a pipelined scheme with delay latency N; while the first decoder is decoding data in the de-interleaver-Memory, the second decoder performs decoding data in the interleaver-Memory, which produces a decoded output every clock cycle in results. Accordingly, several objects and advantages of our Turbo Codes Decoder are:
To deliver higher speed throughput and lower power consumption
To utilize SISO Log-MAP decoder for faster decoding and simplified implementation in ASICr with the use ofbinary adders for computation.
To perform re-iterative decoding of data back-and-forth between the two Log-MAP decoders in a pipelined scheme until a decision is made. In such pipelined scheme, a decoded output data is produced each clock cycle.
To improve higher performance in term of symbol error probability and low BER for 3G applications such as 3G W-CDMA, and 3G CDMA2000 operating at very high bit-rate up to 100 Mbps in a low power noisy environment.
To utilize an simplified and improved architecture ofSISO Log-MAP decoder including branch-meric (BM) calculations module, recursive state-metric (SM) forward/backward calculations module, Log-MAP posteriori probability calc ulations module, and output decision module.
To reduce complexity of multiplier circuits in MAP algorithm by perform the entire MAP algorithm in Log domain with the uses of binary der circuits which are more suitable for ASIC implementation while still maintain a high level of performance output.
To design an improve Log-MAP Decoder using high level design language of VHDL which can be synthesized into custom ASIC and FPGA devices.
Still further objects and advantages will become apparent to one skill in the art from a consideration of the ensuing descriptions and accompanying drawings.
REFERENCES:
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5446747 (1995-08-01), Berrou
patent: 5563897 (1996-10-01), Pyndiah et al.
patent: 5721745 (1998-02-01), Hladik et al.
patent: 6000054 (1999-12-01), Bahr et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6182261 (2001-01-01), Haller et al.
patent: 6307901 (2001-10-01), Yu et al.
patent: 6516437 (2003-02-01), Van Stralen et al.
patent: 6526539 (2003-02-01), Yano et al.
Montorsi et al., Desing of fixed-point iterative decoders for concatenated codes with interleavers, 2000, IEEE, p. 801-806.*
Chen et al., reduced state soft/input-soft/output algorithm for complexity reduction in iterative and non iterative data detection, 2000, IEEE, p. 6-10.*
Lee et al., Evaluation of the MAP decoder for the Turbo codes of IMT 2000, 2000, IEEE, p. 1266-1269.*
Ambroze et al., Iterative MAP decoding for serial concatenated convolutional codes, Apr. 1998, IEEE proc. Commun., vol. 145, No.2, p. 53-59.*
Dr. Woodard et al., Implementation of high rate turbo decoders for third genration mobile communications, 1999, IEEE, p. 12/1-12/6.*
Jeon et al., An efficeint Turbo decoder archietecture for IMT 2000, 1999, IEEE, p. 301-3
Chase Shelly A
De'cady Albert
Icomm Technologies, Inc.
Ingram Sean L.
Mintz Levin Cohn Ferris Glovsky and Popeo P.C.
LandOfFree
High speed turbo codes decoder for 3G using pipelined SISO... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed turbo codes decoder for 3G using pipelined SISO..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed turbo codes decoder for 3G using pipelined SISO... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3315820