High-speed transparent refresh DRAM-based memory cell

Details High-speed transparent refresh DRAM-based memory cell High-speed transparent refresh DRAM-based memory cell

2002-08-22

2004-06-15

Abraham, Fetsum (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S297000

Reexamination Certificate

active

06750497

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to semiconductor memory, and more particularly to a high-speed dynamic random access memory (DRAM)-based memory cell having transparent refresh.
BACKGROUND OF THE INVENTION
In a dynamic random access memory (“DRAM”), data is stored as a logic HIGH (e.g., “1”) or logic LOW (e.g., “0”) by the presence or absence of charge on a capacitor within an individual memory cell. After the data has been stored as charge on the capacitor, the charge gradually leaks off and the data is corrupted. Therefore, a “refresh” cycle must be performed to maintain the integrity of the data.
To refresh data in a memory array, the array is typically placed in a read mode to obtain the present data stored in a row of memory cells. Subsequently, this data is used as new input data that is re-written into the row of memory cells, thus maintaining the stored data.
A static random access memory (SRAM), as contrasted with a DRAM, holds its data for as long as power is supplied to the circuit without the need for a refresh cycle. The lack of necessity to refresh memory cell contents is one of the reasons why DRAM memory speeds lag that of SRAM. Along with the benefits of SRAM, however, comes a high manufacturing cost as compared with DRAM. A typical SRAM cell consists of 6 transistors as compared with one transistor for a DRAM cell. Notwithstanding the higher manufacturing costs and space requirements associated with SRAM cells, there are certain applications that can and do take advantage of the higher speeds associated with SRAMs. Accordingly, it would be advantageous to have the high-speed associated with SRAMs along with the lower manufacturing costs associated with DRAMs combined into a memory cell architecture having a hidden refresh.
BRIEF SUMMARY OF THE INVENTION
The present invention provides a high-speed transparent refresh DRAM-based memory cell and architecture. According to an exemplary embodiment of the invention, each memory cell consists of 4 transistors configured to incorporate differential data storage (i.e., storing a true logic state and a complementary logic state), with each pair of transistors having a dual port configuration and forming one of a complementary pair of storage nodes for the memory cell. Each memory cell is coupled to 2 wordlines and 4 digit lines. Since the memory cell stores complementary data, and since a logic LOW state is rewritten to a given memory cell faster than a logic HIGH state is rewritten, the logic LOW state is rewritten and the complementary logic state is known to be a logic HIGH state. As a result, by using complementary data states within each stored bit, both the logic LOW and logic HIGH states are rewritten to the memory cell faster than independently writing a logic HIGH state.


REFERENCES:
patent: 5724296 (1998-03-01), Jang
patent: RE36180 (1999-04-01), Lim
patent: 6262936 (2001-07-01), Arcoleo et al.
patent: 6262937 (2001-07-01), Arcoleo et al.
patent: 6292403 (2001-09-01), Pancholy et al.
patent: 6317358 (2001-11-01), Keeth
patent: 6331961 (2001-12-01), Kengeri et al.
patent: 6385128 (2002-05-01), Arcoleo et al.
patent: 6563754 (2003-05-01), Lien et al.
patent: 2002/0034114 (2002-03-01), Tobita
“Transparent-Refresh DRAM (TReD) Using Dual-Port DRAM Cell,” by Takayasu Sakurai et al., IEEE 1988 Custom Integrated Circuits Conference, pp. 4.3.1-4.3.4.
“A High-Density Dual-Port Memory Cell Operation for ULSI DRAMs,” by Hideto Hidaka et al., 1991 Symposium on VLSI Circuits, Digest of Technical Papers, May 30-Jun. 1, 1991, pp. 65 and 66.
“An 8-ns Random Cycle Embedded RAM Macro with Dual-Port Interleaved DRAM Architecture (D2RAM),” by Yasuhiro Agata et al., IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1668-1671.

Affiliated with

Also associated with

Rating

High-speed transparent refresh DRAM-based memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed transparent refresh DRAM-based memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed transparent refresh DRAM-based memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3321241