High speed static RAM sensing system

Details High speed static RAM sensing system High speed static RAM sensing system

1989-05-09

1991-11-26

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

For complementary information

365207, 365208, 307530, G11C 1141, G11C 702, G01R 1900, H03F 345

Patent

active

050688308

ABSTRACT:
A current differential sense amplifier for static RAM cells which couple one of a pair of bit lines to a current source for a high speed read operation. The sense amplifier has current mirrors which amplify the current on each of the bit lines. The amplified currents are fed into an active load which has an output node which rises and falls in voltage depending upon the current mismatch. An inverter connected to the output node speeds the slow rate of the node.

REFERENCES:
patent: 4536859 (1985-08-01), Kamuro
patent: 4649301 (1987-03-01), Van Tran
patent: 4713797 (1987-12-01), Morton et al.

Affiliated with

Also associated with

Rating

High speed static RAM sensing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed static RAM sensing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed static RAM sensing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2389849