Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1996-02-27
2000-02-01
Chow, Dennis-Doon
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345516, 345507, B09G 500
Patent
active
060209046
ABSTRACT:
A random access memory has an access time which is longer than the period of read input signals, for example digital video data signals, such that it cannot respond directly to the input signals. The memory has two read address inputs and two outputs which are arranged as separate channels, each of which can access any location in the memory. The access time of the memory is shorter than two input signal periods. The input signals are applied alternatingly to the read address inputs, and output signals constituted by data stored at addresses corresponding to the input signals are produced at the memory outputs by an arrangement of clocked latches such that, although two input signal periods are used for accessing each memory location, the alternating accessing using two channels enables the memory to produce output signals having the same period (at the same frequency) as the input signals. Additional elements are provided to enable writing to the memory using the alternating channel arrangement, and also to enable memory locations to be unconditionally interrogated while responding to a stream of read input signals.
REFERENCES:
patent: 4503429 (1985-03-01), Schreiber
patent: 4742350 (1988-05-01), Ko et al.
patent: 4791580 (1988-12-01), Sherrill et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4860263 (1989-08-01), Mattausch
patent: 4894653 (1990-01-01), Frankenbach
patent: 4905189 (1990-02-01), Brunolli
patent: 5097256 (1992-03-01), Eldridge et al.
patent: 5163024 (1992-11-01), Heilveil et al.
patent: 5204664 (1993-04-01), Hamakawa
patent: 5220312 (1993-06-01), Lumelsky et al.
patent: 5269003 (1993-12-01), Roskowski et al.
patent: 5276803 (1994-01-01), Iwase
patent: 5283866 (1994-02-01), Kumagai
Chow Dennis-Doon
LSI Logic Corporation
LandOfFree
High speed signal conversion method and device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed signal conversion method and device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed signal conversion method and device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-941632