Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1995-10-03
1997-06-03
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 44, H03K 19177
Patent
active
056358563
ABSTRACT:
A high-speed programmable macrocell includes structure sufficient to implement a combined in the combinatorial storage signal path when the macrocell is operated in the combinatorial, and storage modes of operation. The macrocell includes, a master circuit (including a polarity multiplexer), and a slave circuit (including a transmission gate). The polarity multiplexer is responsive to input data for generating an output signal corresponding to one of a true and complemented state of the input data, according to a polarity configuration bit. The master circuit stores the multiplexer output in response to a low-to-high transition of a clock signal when operating in the storage mode. The master circuit, when in the combinatorial mode, will always pass the multiplexer output therethrough. The transmission gate is coupled to the master circuit and, in the storage mode, will block the output of the master circuit from passage therethrough when the clock is low, but will pass such output therethrough when the clock is high. The transmission gate will always pass the master circuit output when operating in the combinatorial mode. The slave circuit generates output data having true and complemented states in both the storage and combinatorial modes. When in the combinatorial mode, the slave circuit, which, in addition to the transmission gate includes an inverter and a tristate buffer connected in a feedback arrangement, stores and outputs data when the clock is low, based on the data provided to it when the clock is high.
REFERENCES:
patent: 4912342 (1990-03-01), Wong et al.
patent: 5019736 (1991-05-01), Furtek
patent: 5191243 (1993-03-01), Shen et al.
patent: 5231312 (1993-07-01), Gongwer et al.
Krall Donald
Raza S. Babar
Cypress Semiconductor Corporation
Hudspeth David R.
LandOfFree
High speed programmable macrocell with combined path for storage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed programmable macrocell with combined path for storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed programmable macrocell with combined path for storage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-394039