Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-10-10
1998-06-02
Allen, Stephone B.
Electronic digital logic circuitry
Multifunctional or programmable
Array
34082591, H03K 738
Patent
active
057606030
ABSTRACT:
The invention is a unique high speed Programmable Logic Device ("PLD") AND array with separate nonvolatile memory. The invention utilizes a separate nonvolatile memory to isolate the effect of nonvolatile transistors from the proper operation of the PLD AND array. The invention also results in a substantial increase in the amount of current flowing through transistors charging and discharging the PLD AND array bit lines. This in turn significantly increases the speed of the invention's PLD AND array. Moreover, the invention makes the current charging or discharging the PLD AND array bit lines more predictable. These advantages of the present invention are achieved by a nonvolatile memory that is separate from the AND array itself and also by utilizing NMOS transistors in the AND array instead of using the prior art nonvolatile transistors such as EEPROM transistors in the AND array.
REFERENCES:
patent: 3651467 (1972-03-01), De Jean et al.
patent: 3760361 (1973-09-01), Leger et al.
patent: 4998101 (1991-03-01), Trumpp et al.
patent: 5214424 (1993-05-01), Heiduk
patent: 5510730 (1996-04-01), El Gamal et al.
Allen Stephone B.
Hecker, Esq. Gary A.
Roseen Richard
Xilinx , Inc.
Young Edel M.
LandOfFree
High speed PLD "AND" array with separate nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed PLD "AND" array with separate nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed PLD "AND" array with separate nonvolatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464559