Boots – shoes – and leggings
Patent
1986-09-25
1989-02-28
Harkcom, Gary V.
Boots, shoes, and leggings
G06F 752
Patent
active
048092118
ABSTRACT:
An n.times.n bit multiplier of a type having input and output registers and associated multiplexers, a multiplier array and adders, a shifter and an accumulator. The multiplier includes a temporary register having an input coupled in parallel with an input of the accumulator to an output of the shifter and an output coupled to a multiplexer for controlling the flow of output data from the temporary register to the multiplier array. The temporary register is responsive to a SELREG control signal to become enabled and disabled. An input of the shifter is coupled to an output of the adder.
REFERENCES:
patent: 4238833 (1980-12-01), Ghest et al.
patent: 4405992 (1983-09-01), Blau et al.
Blaauw et al., "Binary Multiplication", IBM Technical Disclosure Bulletin, vol. 4, No. 11, Apr. 1962, pp. 32-34.
FitzGerald Thomas R.
Harkcom Gary V.
Heiting Leo N.
Mai Tan V.
Sharp Melvin
LandOfFree
High speed parallel binary multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed parallel binary multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed parallel binary multiplier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1373859