High speed memory system

Details High speed memory system High speed memory system

2007-04-17

2007-04-17

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

Reexamination Certificate

active

10927157

ABSTRACT:
A method and structure for implementing a DRAM memory array as a second level cache memory in a computer system. The computer system includes a central processing unit (CPU), a first level SRAM cache memory, a CPU bus coupled to the CPU, and second level cache memory which includes a DRAM array coupled to the CPU bus. When accessing the DRAM array, row access and column decoding operations are performed in a self-timed asynchronous manner. Predetermined sequences of column select operations are then performed in a synchronous manner with respect to a clock signal. A widened data path is provided to the DRAM array, effectively increasing the data rate of the DRAM array. By operating the DRAM array at a higher data rate than the CPU bus, additional time is provided for precharging the DRAM array. As a result, precharging of the DRAM array is transparent to the CPU bus.

REFERENCES:
patent: 4464715 (1984-08-01), Stamm
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 5113506 (1992-05-01), Moussouris et al.
patent: 5164621 (1992-11-01), Miyamoto
patent: 5226009 (1993-07-01), Arimoto
patent: 5249282 (1993-09-01), Segers
patent: 5265102 (1993-11-01), Saito
patent: 5293603 (1994-03-01), MacWilliams et al.
patent: 5305280 (1994-04-01), Hayano
patent: 5357479 (1994-10-01), Matsui
patent: 5422858 (1995-06-01), Mizukami et al.
patent: 5463584 (1995-10-01), Hoshino
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5511031 (1996-04-01), Grover et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5587953 (1996-12-01), Chung
patent: 5615355 (1997-03-01), Wagner
patent: 5784705 (1998-07-01), Leung
patent: 5867178 (1999-02-01), Murphy et al.
patent: 04-307395 (1992-10-01), None
INTEL, Pentium Processor 2.3V Pipelined BSRAM Specification, Oct. 5, 1994, pp. 1-39.
IDT, Advanced Information IDT71V432, “32K×32 CacheRAM Pipelined/Flow Through Outputs Burst Counter, & Self-Timed Write-for Pentium/PowerPC Processors,” May 1994, pp. 1-2.
IDT, Preliminary IDT71430. “32K×18 CacheRAM Burst Counter & Self-Timed Write-For the Penium Processor.” May 1994, pp. 1-8.
Przybylski, Steven, “New DRAM Technologies, A Comprehensive Analysis of the New Architectures,” MicroDesign Resources, pp. 111-216, 357, 578, Apr. 1994.
Preliminary Data Sheet. KM741006J CMOS SRAM, “262,144 Words x 4-Bit Synchronous Static Random Access Memory,” Samsung Electronics, pp. 348-354 (author unknown), 1994.
OPTi 82C803/82C822 PCI Chipset Overview, OPTi, Inc.. Jun. 3, 1993, pp. 4-8.
OPTi 486SXWB Overview (82C493/82C392/82C206 Chipset), OPTi. Inc. pp. 5-11, Aug. 16, 1991.
INTEL 82430 PCIset for the Pentium Processor, Advance Information, Intel Corporation, Mar. 1993, pp. 1-7.
INTEL 82420 PCIset, Advance Information, Intel Corporation. Apr. 1993, pp. 1, 12-15, 27-32.
Tuite, “Cache architecture under pressure to match CPU performance”. Computer Design, V32, No. 3, Mar. 1993, p. 91(6).
Bursky, “Combination of DRAM-SRAM removes secondary caches,” Electronic Design, V40, No. 2. Jan. 23, 1992. p. 39(4).

Affiliated with

Also associated with

Rating

High speed memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3750597