Boots – shoes – and leggings
Patent
1983-06-22
1986-04-01
Thomas, James D.
Boots, shoes, and leggings
G06F 1214, G06F 1208, G06F 1300, G11C 906
Patent
active
045802173
ABSTRACT:
A virtual address and access protection code stored at that address are fetched simultaneously from secondary memory and stored in corresponding locations in first and second content addressable memories. When a program-generated virtual address is later applied to the first content addressable memory, corresponding access code is simultaneously applied to the second content addressable memory. Match signals obtained simultaneously from corresponding locations in both content addressable memories are combined to produce an access control signal to control access to data stored at a real memory address corresponding to the matched virtual address.
REFERENCES:
patent: 3761881 (1973-09-01), Anderson et al.
patent: 4079453 (1978-03-01), Dahl
patent: 4096568 (1978-06-01), Bennett et al.
patent: 4151593 (1979-04-01), Jenkins et al.
patent: 4170039 (1979-10-01), Beacom et al.
patent: 4177512 (1979-12-01), Moggia
patent: 4241401 (1980-12-01), De Ward et al.
patent: 4410941 (1983-10-01), Barrow et al.
patent: 4430705 (1984-02-01), Cannavino et al.
IBM Tech. Discl. Bull., vol. 28, No. 2, Jul. 1975 (New York), Masog et al., "Compatible Expanded Storage Addressability", pp. 525-526.
IBM Tech. Discl. Bull., vol. 16, No. 6, Nov. 1973 (New York), Boehner et al., "Multiprocessor Interface", pp. 1847-1848.
Cavender J. T.
Dugas Edward
Gonzalez Floyd A.
NCR Corporation
Niessen William G.
LandOfFree
High speed memory management system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed memory management system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed memory management system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1088132