Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2006-05-16
2006-05-16
Padmanabhan, Mano (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S005000
Reexamination Certificate
active
07047385
ABSTRACT:
A memory integrated circuit includes an array of high-speed memory blocks coupled to the address input interface and data output interface of the integrated circuit by address and data pipelines clocked at the same rate as the high-speed memory blocks. After an initial read latency, data is read from the memory at the same speed it is read from the high-speed memory blocks.
REFERENCES:
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5835941 (1998-11-01), Pawlowski
patent: 5926838 (1999-07-01), Jeddeloh
patent: 6065092 (2000-05-01), Roy
patent: 6128696 (2000-10-01), Farmwald et al.
patent: 6189073 (2001-02-01), Pawlowski
patent: 6201740 (2001-03-01), Seyyedy et al.
patent: 6351427 (2002-02-01), Brown
patent: 6426656 (2002-07-01), Dally et al.
patent: 6427197 (2002-07-01), Sato et al.
patent: 6563893 (2003-05-01), Smith et al.
patent: 6614268 (2003-09-01), Dally et al.
patent: 6697603 (2004-02-01), Lovinggood et al.
patent: 6725390 (2004-04-01), Liu et al.
patent: 6747997 (2004-06-01), Susnow et al.
patent: 6779097 (2004-08-01), Gillingham et al.
patent: 6910196 (2005-06-01), Cocchini
Bhattacharya Dipankar
Hirschman Jeff
Ko Daniel
Krueger Charles E.
Padmanabhan Mano
LandOfFree
High-speed memory for use in networking systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed memory for use in networking systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed memory for use in networking systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3607551