High speed memory cell with multiple port capability

Details High speed memory cell with multiple port capability High speed memory cell with multiple port capability

1989-04-03

1991-02-05

Hecker, Stuart N.

Static information storage and retrieval

Systems using particular element

Flip-flop

365190, G11C 1136

Patent

active

049911384

ABSTRACT:
A semiconductor memory cell for selectively storing or outputting differential signals responsive to a SELECT signal supplied on a word line includes: a transistor pair having cross-coupled base-collector terminals and emitter terminals connected to a common reference potential; a sensing circuit connected to each of the base-collector terminals in the transistor pair, each of the sensing circuits including (a) a first diode having a cathode connected to the base-collector terminal, (b) a second diode having an anode connected to the anode of the first diode and a cathode connected to the word line, and (c) a circuit connected at the commonly connected anodes of the first and second diodes for amplifying the signal thereat; a writing circuit connected to each of the transistors in the transistor pair, the writing circuit including a transistor having a base connected to the word line and a collector connected to the base-collector terminal; and a circuit for supplying constant current to each of the base-collector terminals and to each of the commonly connected anodes of the first and second diodes. The memory cell permits read access or select while maintaining the voltages on the latch nodes stable.

REFERENCES:
patent: 3421026 (1969-01-01), Stopper
patent: 3979735 (1976-09-01), Payne
patent: 4070656 (1978-01-01), Heuber et al.
patent: 4090255 (1978-05-01), Berger et al.
patent: 4127899 (1978-11-01), Dachtera
patent: 4280197 (1981-07-01), Schlig
patent: 4412312 (1983-10-01), Berger et al.
patent: 4415991 (1983-11-01), Chu et al.
IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun. 1979, pp. 128-129, "Memory Cell Using Schottky Collector Vertical PNP Transistors", by N. G. Anantha et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 1A, Jun. 1981, pp. 85-87, "Static Ram Cell with Selected Barrier Height Schottky Diodes", by B. A. Denis et al.
IBM Technical Disclosure Bulletin, vol. 26, No. 7B, Dec. 1983, pp. 3588-3589, "Multi-Port Ram Cell Structure", by M. N. Shen.
IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, pp. 3450-3451, "Multi-Access Memory Cell", by S. K. Wiedmann.

Affiliated with

Also associated with

Rating

High speed memory cell with multiple port capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed memory cell with multiple port capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed memory cell with multiple port capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-17133