Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1996-12-19
1998-08-25
Le, Vu A.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
36518905, 365205, G11C 700
Patent
active
057989729
ABSTRACT:
An output buffer is provided to output data read out from a memory array. The output buffer is composed of a main amplifier and an output driver. An input latch stage of the main amplifier is connected to an output of a preamplifier that reads out data from the memory array. A level shifter is coupled to the input latch stage to drive one of transistors in a transistor pair of the output driver. A driver stage is coupled to the input latch stage to drive another transistor in the output driver transistor pair. An output enable signal is supplied to the level shifter and to the driver stage to control the output driver. When the output enable signal is set to a first logic level, the output driver supplies valid data to an external device. When the output enable signal is at a second logic level, the output of the output driver is brought to a floating high-impedance state to disable data output.
REFERENCES:
patent: 3925689 (1975-12-01), Rubenstein
patent: 3987315 (1976-10-01), Matsue
patent: 4150308 (1979-04-01), Adlhock
patent: 4618785 (1986-10-01), van Tran
patent: 4663701 (1987-05-01), Stotts
patent: 4703199 (1987-10-01), Ely
patent: 4767946 (1988-08-01), Taylor
patent: 4806794 (1989-02-01), Walters, Jr.
patent: 4818901 (1989-04-01), Young et al.
patent: 4982111 (1991-01-01), Nakaizumi
patent: 5023841 (1991-06-01), Akrout et al.
patent: 5113097 (1992-05-01), Lee
patent: 5120992 (1992-06-01), Miller et al.
patent: 5126974 (1992-06-01), Sasaki et al.
patent: 5132576 (1992-07-01), Park
patent: 5165046 (1992-11-01), Hesson
patent: 5248907 (1993-09-01), Lin et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5367205 (1994-11-01), Powell
patent: 5369318 (1994-11-01), Kuroda et al.
patent: 5387828 (1995-02-01), Nakano
patent: 5440182 (1995-08-01), Dobbelacre
patent: 5444397 (1995-08-01), Wong et al.
patent: 5467313 (1995-11-01), Jung et al.
patent: 5487048 (1996-01-01), McClure
Blankenship Dennis
Cassada Rhonda
Lao Tim
Le Vu A.
Mitsubishi Semiconductor America Inc.
LandOfFree
High-speed main amplifier with reduced access and output disable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed main amplifier with reduced access and output disable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed main amplifier with reduced access and output disable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-41081