High speed, low power pipelined logic circuit

Details High speed, low power pipelined logic circuit High speed, low power pipelined logic circuit

1995-02-27

1996-10-22

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326 98, 326121, 326 17, H03K 190948, H03K 19096

Patent

active

055680690

ABSTRACT:
A complementary pipelined logic circuit includes (a) a logic unit that processes a plurality of complementary inputs into a pair of complementary outputs, (b) a load circuit that is connected to a voltage supply node to establish complementary outputs having a voltage swing greater than the output voltage swing of the logic unit, and (c) a control circuit that interfaces between the logic unit and the load circuit and responds to a clock input by controlling the logic state of the load circuit's outputs in accordance with the logic state of the logic unit's outputs. The load circuit is preferably implemented as a regenerative latching circuit that pulls the output voltage swing up to the full supply voltage value. The logic unit and control circuit are preferably implemented with N-channel devices for high speed and compactness, while the latching load circuit is preferably implemented with P-channel devices to obtain a full scale voltage pullup.

REFERENCES:
patent: 4541067 (1985-09-01), Whitaker
patent: 4620117 (1986-10-01), Fang
patent: 4801819 (1989-01-01), Theus et al.
patent: 5023480 (1991-06-01), Gieseke et al.
patent: 5384493 (1995-01-01), Furuki
Burford et al., "An 180 MHz 16 bit Multiplier Using Asynchronous Logic Design Techniques", IEEE 1994 Custom Integrated Circuits Conf., pp. 10.4-10.4.4.
Ji-Ren et al., "A True Single-Phase-Clock Dynamic CMOS Circuit Technique", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 899-900.
Lu and Samueli, "200-MHz CMOS Pipelined Multiplier-Accumulator Using a Quasi-Domino Dynamic Full-Adder Cell Design", IEEE Journal of Solid-State Circuits, vol. 28, No. 2, Feb. 1993, pp. 123-132.
Song and DeMicheli, "Circuit and Architecture Trade-Offs for High-Speed Multiplication", IEEE Journal of Solid-State Circuits, vol. 26, No. 9, Sep. 1991, pp. 1184-1198.
Ji-Ren, Yuan and Svensson, "High-Speed CMOS Circuit Technique", IEEE Journal of Solid-State Circuits, vol. 24, No. 1, Feb. 1989, pp. 62-70.

Affiliated with

Also associated with

Rating

High speed, low power pipelined logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed, low power pipelined logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed, low power pipelined logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2361408