Electronic digital logic circuitry – Interface – Logic level shifting
Patent
1995-01-12
1996-02-27
Hudspeth, David R.
Electronic digital logic circuitry
Interface
Logic level shifting
326 33, 326 83, 327541, H03K 190185
Patent
active
054951844
ABSTRACT:
An output buffer contains a totem-pole structure of four CMOS transistors. The top two are PMOS devices and the bottom two are NMOS devices. The top and bottom transistors function as output current switches which alternatively turn on and off the current flow from either VSS or VDD to the resistive termination load Rt. The middle two devices are connected to DC voltage references which control a precise amounts of current sourced to a load using a precision current source and sunk from a load using and to a precision current sink. The reference voltages for the precision current source and the current sink uses a negative feedback circuit which is referenced to a resistor ladder and a current source controlled by a band-gap reference source. This allows for on-chip referencing of ECL levels and control of reference voltages and currents in spite of variation is process, voltage, and temperature. Internal ECL reference levels signals V.sub.OL and V.sub.OH are used to control the output levels. Operational amplifiers drive the respective transistors such that voltage at the drains of the current source and sink transistors equals the ECL reference inputs VOH and VOL. These control voltages generate a precise currents through a replica stage and are also applied to the output stage. All of the devices in the reference control circuit are scaled to reduce DC power dissipation. For differential operation, a second totem-pole driver circuit is used with the inverse input data signal for controlling the output current switches.
REFERENCES:
patent: 4490670 (1984-12-01), Wong
patent: 4656372 (1987-04-01), Sani et al.
patent: 4763021 (1988-08-01), Stickel
patent: 5081380 (1992-01-01), Chen
patent: 5089723 (1992-02-01), Davis et al.
patent: 5216297 (1993-06-01), Proebsting
patent: 5365127 (1994-11-01), Manley
patent: 5373199 (1994-12-01), Shichinohe et al.
patent: 5410267 (1995-04-01), Haycock et al.
patent: 5430396 (1995-07-01), Morano
"CMOS Subnanosecond True-ECL Output Buffer" by Hans-Jurgen Schumacher, Jan Dikken, and Evert Seevinck; IEEE Journal of Solid-State Circuits, vol. 25, No. 1 Feb. 1990, pp. 150-154.
"Proceedings of the Third Annual IEEE ASIC Seminar and Exhibit" by Kenneth W. Hsu, Ph.D., P. E. and Mark E. Schrader. Presented at Rochester Riverside Convention Center, Rochester, New York on Sep. 17-21, 1990. IEEE Catalog #09TH0303-8.
"ECL-CMOS and CMOS-ECL Interface in 1.2-um CMOS for 150-MHz Digital ECL Data Transmission Systems" by Michael S. J. Steyaert, Pieter Vorenkamp, and Jan Sevenhans. IEEE Journal of Solid-State Circuits, vol. 26, No. 1, Jan. 1991, pp. 18-23.
"High-Speed CMOS I/O Buffer Circuits" by Manabu Ishibe, Shoji Otaka, Junichi Takeda, Shigeru Tanaka, Yoshiaki Toyoshima, Satoru Takatsuka, and Shoichi Shimizu. IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 671-673.
"A 2-um CMOS Digital Adaptive Equalizer Chip for QAM Digital Radio Modems" by Stefan R. Meier, Erik De Man, Tobias G. Noll, Ulrich Loibl, and Heinrich Klar. IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1212-1217.
Des Rosiers Andre P.
Ta Paul D.
Hudspeth David R.
King Patrick T.
VLSI Technology Inc.
LandOfFree
High-speed low-power CMOS PECL I/O transmitter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed low-power CMOS PECL I/O transmitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed low-power CMOS PECL I/O transmitter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1681516