High speed logic circuit simulator

Details High speed logic circuit simulator High speed logic circuit simulator

1995-09-06

1998-03-31

Teska, Kevin J.

Boots, shoes, and leggings

364578, 3642212, 3642323, 3642295, 364DIG1, G06F 9455, G06F 1500

Patent

active

057348693

ABSTRACT:
A logic circuit simulator includes a set of programmable logic devices (PLDs) having input/output terminals connected to a hold and switch (HAS) device via a parallel bus. Each PLD includes an addressable input register for receiving and storing input data conveyed on the parallel bus and an addressable output buffer for placing its output data on the parallel bus. On each pulse of an input design clock signal each PLD simulates a separate portion of the logic, producing each bit of its output data as a logical combination of bits of its stored input data. Between design clock pulses, the HAS device successively acquires output data produced by the PLDs, rearranges the PLD output data to produce new input data for each PLD, and then successively transmits the new PLD input data words to the appropriate PLDs for storage in their input registers. The process is repeated for each cycle of the design clock signal.

REFERENCES:
patent: 5036473 (1991-07-01), Butts et al.
patent: 5282271 (1994-01-01), Hsieh et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5428750 (1995-06-01), Hsieh et al.
patent: 5572710 (1996-11-01), Asano et al.
patent: 5603043 (1997-02-01), Taylor et al.
IEEE Design & Test of Computers, Sep. 1992, Anyboard: An FPGA-Based Reconfigurable System, David E. Van Den Dout et al, pp. 21-29.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, No. 2, Jun. 1993, An Efficient Logic Emulation System, Joseph Varghese et al, pp. 171-174.
IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 4, Jul. 1987, HSS--A High Speed Simulator, Zeev Barzilai et al, pp. 601-616.
IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 1, Jan. 1987, Block-Level Hardware Logic Simulation Machine, Shigeru Takasaki et al, pp. 46-54.
Proceedings of the IEEE, vol. 74, No. 6, Jun. 1986, The IBM Yorktown Simulation Engine, Gregory F. Pfister, pp. 850-860.
IEEE Design & Test, Oct. 1985, HAL: A High-Speed Logic Simulation Machine, Nobuhiko Koike et al, pp. 61-73.
21st Design Automation Conference Paper 21.1, 1984 IEEE, Ultimate: A Hardware Logic Simulation Engine, M.E. Glazier and A.P. Ambler, pp. 336-342.
IEEE Design & Test, Aug. 1984, A Survey of Hardware Accelerators Used in Computer-Aided Design, Tom Blank, pp. 21-39.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-2, No. 2, Apr. 1983, A Logic Simulation Machine, Miron Abramovici et al, pp. 82-93.
19th Design Automation Conference Paper 7.2, 1982 IEEE, The Yorktown Simulation Engine, Monty M. Denneau, pp. 55-59.
19th Design Automation Conference Paper 7.4, 1982 IEEE, A Logic Simulation Machine, M. Abramovici et al, pp. 65-73.

Affiliated with

Also associated with

Rating

High speed logic circuit simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed logic circuit simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed logic circuit simulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62035