Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2006-06-19
2009-06-30
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S026000
Reexamination Certificate
active
07554363
ABSTRACT:
A novel driver circuit that uses a differential driver as a design backbone is described. Unlike a conventional differential interface, which typically has two or more outputs for providing an output signal and its complement, one of the differential driver's outputs is coupled to drive an output signal onto a signal line, while another one of the differential driver's outputs is unused and terminated, for instance by coupling the output to package ground or a voltage source via a capacitor. The performance of the driver circuit is significantly improved over conventional singled-ended driver designs.
REFERENCES:
patent: 4782300 (1988-11-01), Bonaccio et al.
patent: 5121080 (1992-06-01), Scott, III
patent: 5185538 (1993-02-01), Kondoh et al.
patent: 5315175 (1994-05-01), Langner
patent: 5382838 (1995-01-01), Sasaki et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5479124 (1995-12-01), Pun et al.
patent: 5541957 (1996-07-01), Lau
patent: 5585763 (1996-12-01), Navabi et al.
patent: 5687330 (1997-11-01), Gist et al.
patent: 5714904 (1998-02-01), Jeong
patent: 5838723 (1998-11-01), Mack et al.
patent: 5949253 (1999-09-01), Bridgewater, Jr.
patent: 5963047 (1999-10-01), Kwong et al.
patent: 6060905 (2000-05-01), Bickford et al.
patent: 6070211 (2000-05-01), Neal
patent: 6100717 (2000-08-01), May
patent: 6127861 (2000-10-01), Lee
patent: 6163579 (2000-12-01), Harrington et al.
patent: 6211719 (2001-04-01), deBrigard
patent: 6218858 (2001-04-01), Menon et al.
patent: 6218872 (2001-04-01), Koren
patent: 6222388 (2001-04-01), Bridgewater, Jr.
patent: 6275059 (2001-08-01), Sah et al.
patent: 6373277 (2002-04-01), Felder
patent: 6373278 (2002-04-01), Sung et al.
patent: 6396329 (2002-05-01), Zerbe
patent: 6433579 (2002-08-01), Wang et al.
patent: 6448812 (2002-09-01), Bacigalupo
patent: 6552582 (2003-04-01), Bryan et al.
patent: 6624670 (2003-09-01), Payne et al.
patent: 6636072 (2003-10-01), Maugars et al.
patent: 6678721 (2004-01-01), Bell
patent: 6721379 (2004-04-01), Cranford, Jr. et al.
patent: 6724219 (2004-04-01), Kim et al.
patent: 6809546 (2004-10-01), Song et al.
patent: 6828833 (2004-12-01), Guebels
patent: 6836290 (2004-12-01), Chung
patent: 6856178 (2005-02-01), Narayan
patent: 7161376 (2007-01-01), Gallo et al.
patent: 7208984 (2007-04-01), Petrofsky
patent: 2005800300062 (2009-02-01), None
patent: PCT/US05/21531 (2006-07-01), None
A. Datta, Basics of Inverter: Analysis and Design; Jun. 4, 2002, slides 1-21.
AMCC Gigabit Ethernet Chipset Specification; Mar. 29, 2000, pp. 1-19.
IDT 3.3V CMOS 1-to-10 Clock Driver Specification; Jan. 2002, pp. 1-6.
K. Mustafa et al., DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CM, Mar. 2003, pp. 1-15.
S. Badel et al., Fully Differential Current-Mode Logic Circuits and Interconnects for very High-speed system Design; 2003, p. 1.
PCT International Search Report for PCT/US05/21531, mailed Jul. 18, 2006.
PCT Written Opinion for PCT/US05/21531, mailed Jul. 18, 2006.
M. Karlsson et al., A Robust Differential Logic Style with NMOS Logic Nets, May 1997, pp. 1-4.
On Semiconductor, AND8020/D Termination of ECL Logic Devices, 2002.
LandOfFree
High speed integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4081119