Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2006-09-05
2006-09-05
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S083000, C326S030000
Reexamination Certificate
active
07102380
ABSTRACT:
A novel driver circuit that uses a differential driver as a design backbone is described. Unlike a conventional differential interface, which typically has two or more outputs for providing an output signal and its complement, one of the differential driver's outputs is coupled to drive an output signal onto a signal line, while another one of the differential driver's outputs is unused and terminated, for instance by coupling the output to package ground or a voltage source via a capacitor. The performance of the driver circuit is significantly improved over conventional singled-ended driver designs.
REFERENCES:
patent: 4782300 (1988-11-01), Bonaccio et al.
patent: 5121080 (1992-06-01), Scott, III
patent: 5185538 (1993-02-01), Kondoh et al.
patent: 5315175 (1994-05-01), Langner
patent: 5382838 (1995-01-01), Sasaki et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5479124 (1995-12-01), Pun et al.
patent: 5541957 (1996-07-01), Lau
patent: 5585763 (1996-12-01), Navabi et al.
patent: 5687330 (1997-11-01), Gist et al.
patent: 5838723 (1998-11-01), Mack et al.
patent: 6100717 (2000-08-01), May
patent: 6163579 (2000-12-01), Harrington et al.
patent: 6211719 (2001-04-01), deBrigard
patent: 6218872 (2001-04-01), Koren
patent: 6373277 (2002-04-01), Felder
patent: 6459323 (2002-10-01), Birkeli
patent: 6678721 (2004-01-01), Bell
patent: 6683472 (2004-01-01), Best et al.
patent: 6721379 (2004-04-01), Cranford, Jr. et al.
patent: 6724219 (2004-04-01), Kim et al.
patent: 6744276 (2004-06-01), Hauke et al.
patent: 6815980 (2004-11-01), Kerr
patent: 6856178 (2005-02-01), Narayan
A. Datta, Basics of Inverter: Analysis and Design; Jun. 4, 2002, slides 1-21.
AMCC Gigabit Ethernet Chipset Specification; Mar. 29, 2000, pp. 1-19.
IDT 3.3V CMOS 1-to-10 Clock Driver Specification; Jan. 2002, pp. 1-6.
K. Mustafa et al., DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CM, Mar. 2003, pp. 1-15.
S. Badel et al., Fully Differential Current-Mode Logic Circuits and Interconnects for very High-speed system Design; 2003, p. 1, no month.
M. Karlsson et al., A Robust Differential Logic Style with NMOS Logic Nets; Date Unknown, pp. 1-4.
Lam W. H.
Le Don
LandOfFree
High speed integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3569258