High-speed dual-buffered output circuit

Details High-speed dual-buffered output circuit High-speed dual-buffered output circuit

1992-07-28

1996-05-14

Hudspeth, David R.

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

326 28, H03K 19003

Patent

active

055171290

ABSTRACT:
In an output circuit for driving a load connected to an output terminal in accordance with an input signal input to an input terminal, the output circuit connects to the input and output terminals, a first output buffer which operates when activated; connects in parallel to the first output buffer, a second output buffer which, when activated, operates with driving ability higher than the first output buffer; and activates the second output buffer for a predetermined period when the input signal is input and, after the period, activates the first output buffer.

REFERENCES:
patent: 4477741 (1984-10-01), Moser, Jr.
patent: 4527081 (1985-07-01), Stewart
patent: 4604731 (1986-08-01), Konishi
patent: 4785201 (1988-11-01), Martinez
patent: 4820942 (1989-04-01), Chan
patent: 5039874 (1991-08-01), Anderson
patent: 5046048 (1991-09-01), Atsumi et al.
patent: 5057711 (1991-10-01), Lee et al.
patent: 5063308 (1991-11-01), Borkar
patent: 5122690 (1992-06-01), Bianchi
patent: 5124579 (1992-06-01), Naghshineh
patent: 5241221 (1993-08-01), Fletcher et al.

Affiliated with

Also associated with

Rating

High-speed dual-buffered output circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed dual-buffered output circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed dual-buffered output circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1898692