High speed DRAM cache architecture

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S105000, C711S145000, C711S167000, C365S230020, C365S230030

Reexamination Certificate

active

07054999

ABSTRACT:
A high speed DRAM cache architecture. One disclosed embodiment includes a multiplexed bus interface to interface with a multiplexed bus. A cache control circuit drives a row address portion of an address on the multiplexed bus interface and a command to open a memory page containing data for a plurality of ways. The cache control circuit subsequently drives a column address including at least a way indicator to the multiplexed bus interface.

REFERENCES:
patent: 5577223 (1996-11-01), Tanoi et al.
patent: 5829010 (1998-10-01), Cherabuddi
patent: 5895487 (1999-04-01), Boyd et al.
patent: 5940342 (1999-08-01), Yamazaki et al.
patent: 5953739 (1999-09-01), Zagar et al.
patent: 6044433 (2000-03-01), Zagar et al.
patent: 6081853 (2000-06-01), Gaskins et al.
patent: 6192459 (2001-02-01), Bonella et al.
patent: 6275901 (2001-08-01), Zager et al.
patent: 6681294 (2004-01-01), Kato et al.
patent: 6687790 (2004-02-01), Zager et al.
patent: 2001/0034808 (2001-10-01), Nakajima et al.
Tendler, Joel M., et al., “IBM @server POWER4 System Microarchitecture,” a Technical White Paper, Oct. 2001, 33 pages.
Johnson, David J.C., “HP's Mako Processor,” Hewlett-Packard Company, Oct. 16, 2001, 16 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High speed DRAM cache architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed DRAM cache architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed DRAM cache architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3600656

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.