Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1996-10-29
1999-07-20
Santamauro, Jon
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
326 86, H03K 190185
Patent
active
059260319
ABSTRACT:
Novel methods and apparatuses for terminating busses are disclosed based upon the number of devices secured to the bus. The impedance of the bus lines varies with the number of devices coupled to the bus. The number of devices coupled to the bus line is determined and a precision resistor is selected based upon the number of devices coupled to the bus matching the expected impedance of the bus. A voltage is generated across the precision resistor with a known current and that voltage is compared with the voltage generated across a controllable resistances such as a FET biased in the linear mode with a like current passing through the fed. A feedback network provides a control voltage to the control electrode of the FET to control the resistance of the FET so that the resistance of the FET equals the selected precision resistance. The same control voltage is coupled to the control electrode of other controllable resistances such as FETs operating in the linear region with each FET terminating a separate signal line. Hence, each FET has a resistance about equal to the resistance of each of the signal lines at the predetermined impedance.
REFERENCES:
patent: 5239658 (1993-08-01), Yamamuro et al.
patent: 5422608 (1995-06-01), Levesque
patent: 5510727 (1996-04-01), Culmer et al.
patent: 5559448 (1996-09-01), Koenig
patent: 5585741 (1996-12-01), Jordan
patent: 5680060 (1997-10-01), Banniza et al.
Tsividis, Banu, and Khoury; IEEE Journal of Solid-State Circuits, Continuous-Time MOSFET-C Filters In VLSI; vol. SC-21, No. 1, Feb. 1986.
Gopalan, Vitunic; Silicon Valley Personal Computer Design Conference, An Optimized Active SCSI Termination Technique; Santa Clara Convention Center, Santa Clara, CA, Jul. 20-22, 1993.
Scherer, "SCSI Active Termination," Elektor Electronics, vol. 19, No. 213, p. 63, Jul. 1993.
Urban, et al., "Choosing Proper Terminators for the SCSI-Bus System Environment," Electronic Design, vol. 41, No. 18, pp. 87-97, Mar. 18, 1993.
Search Report for PCT/US97/17950 dated Feb. 17, 1998 corresponding to U.S. Application No. 08/739,372.
Shufan Chan
Wallace Dean
LinfinityMicroelectronics, Inc.
Santamauro Jon
LandOfFree
High speed digital bus termination does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed digital bus termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed digital bus termination will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1324784