High-speed differential logic multiplexer

Details High-speed differential logic multiplexer High-speed differential logic multiplexer

2007-04-03

2007-04-03

Chang, Daniel (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

C327S407000

Reexamination Certificate

active

10945144

ABSTRACT:
A circuit for a high speed digital multiplexer has an active load circuit connected to an output of the digital multiplexer. The active load circuit loads the multiplexer output with a transimpedance stage with low input resistance to reduce the RC time constant at the multiplexer output. The active load circuit may be based on two active devices connected to the multiplexer output so as to form a differential cascode circuit.

REFERENCES:
patent: 5493254 (1996-02-01), Fairgrieve
patent: 5734272 (1998-03-01), Belot et al.
patent: 6239646 (2001-05-01), Navabi et al.
patent: 6385214 (2002-05-01), Kikuchi et al.

Affiliated with

Also associated with

Rating

High-speed differential logic multiplexer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed differential logic multiplexer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed differential logic multiplexer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3800023