High speed cyclic redundancy check algorithm

Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

714758, 714757, 714752, G06F 1110

Patent

active

061287660

ABSTRACT:
A method of determining an error detection code (EDC) on incoming data which includes a reserved bit field, comprising applying the incoming data to inputs of both an input data CRC (IDC) calculator and to an input data and reserved field CRC (IDRC) calculator, calculating the EDC on successive input data words and recursively updating the EDC in both the IDC and IDRC calculators, selecting a payload of the input data as a system output signal for all payload words, and subsequently selecting a output EDC word from the IDRC calculator in a time immediately following a final payload word which contains the reserved field.

REFERENCES:
patent: 3753225 (1973-08-01), Liddell
patent: 5369649 (1994-11-01), Murayama et al.
patent: 5661722 (1997-08-01), Miyagi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High speed cyclic redundancy check algorithm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed cyclic redundancy check algorithm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed cyclic redundancy check algorithm will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-206043

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.