Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-11-08
2005-11-08
Vo, Tim (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C361S775000, C361S788000
Reexamination Certificate
active
06963941
ABSTRACT:
A high-speed short-loop bus topology that routes the bus into a first expansion connector and out of a first expansion card inserted within the connector is disclosed. The bus is not routed out of the first expansion connector. Instead, the bus is routed from the first expansion card into a second expansion card by a jumper mechanism. The bus is routed through the second expansion card and out of a second expansion connector housing the second expansion card, where the bus can be terminated or routed into another expansion connector having another expansion card. By routing the bus in this manner, it is shorter than prior art buses found in loop-through bus systems and capable of substantially maintaining a uniform transmission line impedance. Moreover, the operating bandwidth of the short-loop bus is increased since the bus is short and does not have stubs or signal reflections.
REFERENCES:
patent: 4954949 (1990-09-01), Rubin
patent: 5130894 (1992-07-01), Miller
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5517623 (1996-05-01), Farrell et al.
patent: 5530623 (1996-06-01), Sanwo et al.
patent: 5536176 (1996-07-01), Borchew et al.
patent: 5548734 (1996-08-01), Kolinski et al.
patent: 5578940 (1996-11-01), Dillon et al.
patent: 5781747 (1998-07-01), Smith et al.
patent: 5835784 (1998-11-01), Gillespie et al.
patent: 5922077 (1999-07-01), Espy et al.
patent: 5930496 (1999-07-01), MacLaren et al.
patent: 5935233 (1999-08-01), Jeddeloh
patent: 5961618 (1999-10-01), Kim
patent: 5986880 (1999-11-01), Santeler et al.
patent: 6023147 (2000-02-01), Cargin et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6172895 (2001-01-01), Brown et al.
patent: 6202008 (2001-03-01), Beckert et al.
patent: 6219733 (2001-04-01), Appel et al.
patent: 6285398 (2001-09-01), Shinsky et al.
patent: 6491526 (2002-12-01), Leman
patent: 6535396 (2003-03-01), Degenkolb et al.
patent: 6545875 (2003-04-01), Perino et al.
patent: 6738856 (2004-05-01), Milley et al.
patent: 2002/0073257 (2002-06-01), Beukema et al.
patent: 2003/0014569 (2003-01-01), Kim
Handbook of Lan Cable Testing, Bob Hoagland, 1st edition Sep. 1992.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Huynh Kim T.
Micro)n Technology, Inc.
Vo Tim
LandOfFree
High speed bus topology for expandable systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed bus topology for expandable systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed bus topology for expandable systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482930