Multiplex communications – Wide area network – Packet switching
Patent
1995-10-17
1996-07-30
Harvey, Jack B.
Multiplex communications
Wide area network
Packet switching
395308, 39520002, 370 852, 370 8513, G06F 1340
Patent
active
055420567
ABSTRACT:
A bridge circuit includes a microprocessor having a first I/O port which couples to a SCSI bus and a second I/O port which is coupled through transceivers to an EISA bus. Also, the bridge circuit includes an EISA interface controller, having control lines coupled to the EISA bus and the transceivers, which enable the microprocessor to request and use the EISA bus in time-shared fashion. In order to achieve a high speed of operation, the bridge circuit further includes a memory module, coupled via a private bus to the second I/O port of the microprocessor, which sends instructions on the private bus directly to the microprocessor, without generating any signals on the EISA bus. In addition, in order to prevent deadlocks on the private bus, the bridge circuit includes a deadlock prevention circuit which is coupled to the microprocessor and the private bus and the EISA interface controller. This deadlock prevention circuit detects the occurrence of a predetermined event during a series of data transmissions between the microprocessor and the EISA bus. When such detection occurs, the deadlock prevention circuit directs the microprocessor to stop the series data transmissions over the EISA bus and private bus before the end of the series; and it directs the microprocessor to not restart the series on the private bus until after the EISA bus is required. Meanwhile, instruction fetches on the private bus do occur.
REFERENCES:
patent: 4417334 (1983-11-01), Gunderson et al.
patent: 5130981 (1992-07-01), Murphy
patent: 5331634 (1994-07-01), Fischer
Bell Wayne D.
Giles John P.
Jaffa Brent E.
Axenfeld Robert R.
Fassbender Charles J.
Harvey Jack B.
Seto Jeffrey K.
Starr Mark T.
LandOfFree
High speed bridge circuit with deadlock free time-shared bus for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed bridge circuit with deadlock free time-shared bus for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed bridge circuit with deadlock free time-shared bus for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1667565