High speed boundary scan multiplexer

Details High speed boundary scan multiplexer High speed boundary scan multiplexer

1995-02-14

1996-05-21

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Integrated structure

327566, 327408, H03K 1762, H01L 2500

Patent

active

055193552

ABSTRACT:
An input cell for a semiconductor chip having an I/O region proximate the edge of the chip and a core region located inside the I/O region. The input cell is located in the I/O region and includes an input pad for receiving an input signal and a multiplexer. The multiplexer receives an input signal from the pad or a boundary scan signal from the core region and selectively provides one signal or the other to the core region.

REFERENCES:
patent: 4567385 (1986-01-01), Falater et al.
patent: 4812678 (1989-03-01), Abe
patent: 4857773 (1989-08-01), Takata et al.
patent: 4912339 (1990-03-01), Bechade et al.
patent: 4940908 (1990-07-01), Tran
patent: 4987319 (1991-01-01), Kawana
patent: 5012126 (1991-04-01), Feldbaumer et al.
patent: 5015883 (1991-05-01), Waller
patent: 5036215 (1991-07-01), Masleid et al.

Affiliated with

Also associated with

Rating

High speed boundary scan multiplexer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed boundary scan multiplexer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed boundary scan multiplexer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2041116