Static information storage and retrieval – Read/write circuit – Plural use of terminal
Reexamination Certificate
2008-12-11
2009-11-10
Nguyen, Tuan T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Plural use of terminal
C365S189150, C365S189160
Reexamination Certificate
active
07616504
ABSTRACT:
A memory device comprising a memory array having a plurality of memory cells, and a plurality of peripheral devices for reading data out of and writing data into the memory array, the peripheral devices include a first write driver connected to a first input/output line, the first input/output line being associated with a digitline connected to certain of the plurality of memory cells, a first read amplifier connected to the first input/output line, a first input/output device responsive to a first column select signal for connecting the first input/output line to the digitline, a second write driver connected to a second input/output line, the second input/output line being associated with the digitline, a second read amplifier connected to the second input/output line, and a second input/output device responsive to a second column select signal for connecting the second input/output line to the digitline.
REFERENCES:
patent: 5293386 (1994-03-01), Muhmenthaler et al.
patent: 5400292 (1995-03-01), Fukiage et al.
patent: 5592488 (1997-01-01), Thomann et al.
patent: 5666324 (1997-09-01), Kosugi et al.
patent: 5748635 (1998-05-01), Thomann et al.
patent: 5901110 (1999-05-01), Jang
patent: 6122710 (2000-09-01), Kumar et al.
patent: 6134169 (2000-10-01), Tanaka
patent: 6141286 (2000-10-01), Vo et al.
patent: 6166942 (2000-12-01), Vo et al.
patent: 6275443 (2001-08-01), Ingalls et al.
patent: 6282135 (2001-08-01), Proebsting
patent: 6288952 (2001-09-01), Zheng
patent: 6345006 (2002-02-01), Ingalls et al.
patent: 6345013 (2002-02-01), Ingalls et al.
patent: 6418067 (2002-07-01), Watanabe et al.
patent: 6735113 (2004-05-01), Yoon
patent: 6738283 (2004-05-01), Kasai et al.
patent: 6809986 (2004-10-01), Kim et al.
patent: 6836427 (2004-12-01), Vo et al.
patent: 6901023 (2005-05-01), Kirsch et al.
patent: 7280427 (2007-10-01), Shin
patent: 7489588 (2009-02-01), Hanzawa et al.
patent: 2003/0081449 (2003-05-01), Beucler
patent: 2004/0136226 (2004-07-01), Foss
patent: 2007/0268769 (2007-11-01), Okuyama et al.
Ingalls Charles
Vo Huy
Jones Day
Micro)n Technology, Inc.
Nguyen Tuan T.
Pencoske Edward L.
LandOfFree
High speed array pipeline architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed array pipeline architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed array pipeline architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4061829