Electrical computers and digital processing systems: virtual mac – Task management or control
Reexamination Certificate
2006-07-18
2006-07-18
Thomson, William (Department: 2194)
Electrical computers and digital processing systems: virtual mac
Task management or control
C718S102000
Reexamination Certificate
active
07080376
ABSTRACT:
In one aspect of the invention is a method to synchronize accesses by multiple threads to shared resources. The method entails a first thread entering a processing queue to contend for a lock on a shared resource. If a second thread exists, where the second thread is currently executing code, then the first thread may execute the critical section of code if the second thread is not currently executing the critical section; or if the second thread is currently executing the critical section of code, then the first thread may continue to contend for ownership of the shared resource until the second thread relinquishes ownership of the shared resource, or until a yield count expires.
REFERENCES:
patent: 5781775 (1998-07-01), Ueno
patent: 5875337 (1999-02-01), Miyano
patent: 6026427 (2000-02-01), Nishihara et al.
patent: 6351778 (2002-02-01), Orton et al.
patent: 6766349 (2004-07-01), Belkin
patent: 6826761 (2004-11-01), Damon et al.
E. Armstrong, “Hot Spot: A New Breed of Virtual Machine”, Java World (Mar. 1998) http://www.javaworld.com/javaworld/jw-03-1998/jw-03-hotspot.html.
Dimpsey et al. “Java Server Performance: A case study of building efficient, scalable JVM's”, IBM Systems Journal, vol. 39, No. 1, 2000. http://www.research.ibm.com/journal/sj39-1.html.
Java HotSpot whitepaper, “Performance Engine Architecture”, Apr. 1999, http://java.sun.com/products/hotspot/whitepaper.html.
G.L. Peterson, “Myths About the Mutual Exclusion Problem”, Information Processing Letters, vol. 12 No. 3: pp. 115-116, Jun. 13, 1981.
M. Ahamad et al. “The Power of Processor Consistency”, In. Proc. 5thIntl Symp on Parallel Algorithms and Architectures, pp. 251-260, Jun. 1993. Tech Report GIT-CC-92/34, College of Computing, Georgia Institute of Technology. http:// portal.acm.org/citation.cfm?id=165264&coll=portal&dl=ACM&CFID=1099009&CF] . . . .
L. Higham and J. Kawash, “Bounds for Mutual Exclusion with only Processor Consistency”, Dept. of Computer Science, Univ. of Calgary, Canada. 14 Pages.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Opie George
Thomson William
LandOfFree
High performance synchronization of accesses by threads to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance synchronization of accesses by threads to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance synchronization of accesses by threads to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3568212