Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing
Reexamination Certificate
2003-03-25
2008-12-09
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Transmission facility testing
C714S738000
Reexamination Certificate
active
07464307
ABSTRACT:
According to one embodiment, a built-in self test (IBIST) architecture/methodology is disclosed. The IBIST provides for testing the functionality of an interconnect (such as a bus) between a transmitter and a receiver component. The IBIST architecture includes a pattern generator and a pattern checker. The pattern checker operates to compare a received plurality of bits (for the pattern generator) with a previously stored plurality of bits.
REFERENCES:
patent: 4507781 (1985-03-01), Alvarez et al.
patent: 5726991 (1998-03-01), Chen et al.
patent: 5732209 (1998-03-01), Vigil et al.
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6065077 (2000-05-01), Fu
patent: 6080203 (2000-06-01), Njinda et al.
patent: 6292911 (2001-09-01), Swanson
patent: 6357026 (2002-03-01), Hoang et al.
patent: 6357027 (2002-03-01), Frankowsky
patent: 6363506 (2002-03-01), Karri et al.
patent: 6385236 (2002-05-01), Chen
patent: 6457087 (2002-09-01), Fu
patent: 6505317 (2003-01-01), Smith et al.
patent: 6609221 (2003-08-01), Coyle et al.
patent: 6701272 (2004-03-01), Cooper et al.
patent: 6826100 (2004-11-01), Ellis et al.
patent: 6880118 (2005-04-01), Chen et al.
patent: 6931505 (2005-08-01), David
patent: 7024510 (2006-04-01), Olarig
patent: 7047458 (2006-05-01), Nejedlo et al.
patent: 7225370 (2007-05-01), Chow et al.
patent: 7340555 (2008-03-01), Ashmore et al.
patent: 2004/0064457 (2004-04-01), Zimmer et al.
patent: 2004/0117709 (2004-06-01), Nejedlo et al.
patent: 2005/0129057 (2005-06-01), Chen et al.
PCT Searh Report, PCT/US2004/004219, mailed Nov. 5, 2004.
Ellis David G.
Glass Richard J.
Martwick Andrew W.
Nejedlo Jay J.
Schoenborn Theodore Z.
Blakely , Sokoloff, Taylor & Zafman LLP
Chung Phung M
Intel Corporation
LandOfFree
High performance serial bus testing methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance serial bus testing methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance serial bus testing methodology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041027