Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1996-05-24
1998-05-05
Nguyen, Tan T.
Static information storage and retrieval
Read/write circuit
Data refresh
36523003, 365 63, G11C 0000
Patent
active
057485470
ABSTRACT:
The long-existing tight pitch layout problems for dynamic random access memory devices have been solved by using a multiple-dimension bit line structure. A novel memory access procedure provides the capability to make internal memory refresh completely invisible to external users. By use of such memory architecture, higher performance DRAM can be realized without degrading memory density. The requirements for system support are also simplified significantly.
REFERENCES:
patent: 4106108 (1978-08-01), Cislaghi et al.
patent: 4758993 (1988-07-01), Takemae et al.
patent: 4833653 (1989-05-01), Mashiko et al.
patent: 4887240 (1989-12-01), Garverick et al.
patent: 4914630 (1990-04-01), Fujishima et al.
patent: 4920517 (1990-04-01), Yamauchi et al.
patent: 4984208 (1991-01-01), Sawada et al.
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5251177 (1993-10-01), Akamatsu et al.
patent: 5253211 (1993-10-01), Suzuki
patent: 5276843 (1994-01-01), Tillinghast et al.
patent: 5291444 (1994-03-01), Scott et al.
patent: 5305280 (1994-04-01), Hayano
patent: 5321662 (1994-06-01), Ogawa
patent: 5365487 (1994-11-01), Patel et al.
patent: 5421000 (1995-05-01), Fortino et al.
patent: 5499215 (1996-03-01), Hatta
patent: 5561626 (1996-10-01), Fujii
"A Full Bit Prefetch Architecture for Synchronous DRAM's", by Toshio Sunaga etc. IEEE J. of Solid-st. Circuits. vol. 30. No. 9. p. 998, Sep. 1995.
LandOfFree
High performance semiconductor memory devices having multiple di does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance semiconductor memory devices having multiple di, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance semiconductor memory devices having multiple di will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-62638