High-performance programmable logic architecture

Details High-performance programmable logic architecture High-performance programmable logic architecture

2005-04-19

2005-04-19

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S040000, C326S041000, C326S038000

Reexamination Certificate

active

06882176

ABSTRACT:
A programmable logic device architecture. This programmable logic architecture includes a first logic block (425) containing programmable logic elements for performing logic functions. The architecture may also include a diagnostic block interface (415), which interfaces with the first logic block (425), for performing JTAG functions, configuring the first logic block (425), initializing the first logic block (425), interfacing with off-chip diagnostic and test devices and equipment, and performing other similar functions. The first logic block (425) may be programmably coupled to other components on the integrated circuit using a first programmable interconnect network (511). The first logic block (425) includes a plurality of second logic blocks (505) which may be programmably coupled using a second programmable interconnect network (521). The second programmable interconnect network (521) may be programmably coupled to the first programmable interconnect network (511). Furthermore, the plurality of second logic blocks (505) include a plurality of third logic blocks (525) which may be programmably coupled using a third programmable interconnect network (535). A signal from a third logic block (525) may be programmably coupled to the other logic blocks, the diagnostic block interface (415), and other circuitry on the integrated circuit. The internal circuitry of these logic blocks may be monitored through a variety of programmable interconnect paths. This architecture is useful when debugging a design, especially for emulation and prototyping applications.

REFERENCES:
patent: 4775942 (1988-10-01), Ferreri et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4922441 (1990-05-01), Tsukagoshi et al.
patent: 4924468 (1990-05-01), Horak et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: RE34444 (1993-11-01), Kaplinsky
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5315178 (1994-05-01), Snider
patent: 5323069 (1994-06-01), Smith, Jr.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5345580 (1994-09-01), Tamaru et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5384499 (1995-01-01), Pedersen et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5424589 (1995-06-01), Dobbelaere et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457409 (1995-10-01), Agrawal et al.
patent: 5457410 (1995-10-01), Ting
patent: 5477475 (1995-12-01), Sample et al.
patent: 5519629 (1996-05-01), Snider
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5544069 (1996-08-01), Mohsen
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 5617042 (1997-04-01), Agrawal
patent: 5630088 (1997-05-01), Gupta et al.
patent: 5642058 (1997-06-01), Trimberger et al.
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5659716 (1997-08-01), Selvidge et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5729752 (1998-03-01), Snider et al.
patent: 5732407 (1998-03-01), Mason et al.
patent: 5754827 (1998-05-01), Barbier et al.
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5790771 (1998-08-01), Culbertson et al.
patent: 5790832 (1998-08-01), Barbier et al.
patent: 5821773 (1998-10-01), Norman et al.
patent: 5999725 (1999-12-01), Barbier et al.
patent: 6057706 (2000-05-01), Barbier et al.
patent: 6289494 (2001-09-01), Sample et al.
patent: 6570404 (2003-05-01), Norman et al.
patent: 31 49 460 (1983-06-01), None
patent: 0 461 798 (1991-12-01), None
patent: 0 507 507 (1992-10-01), None
patent: 0 507 507 (1997-07-01), None
Amerson, Rick, et al., “A Twenty-Seven Chip MCM-C,” International Conference and Exhibition, Multichip Modules, Colorado, Apr. 13-15, 1994, vol. 2256, pp. 578-582.
Hill, Dwight D., et al., “Preliminary Description of Tabula Rasa, an Electrically Reconfigurable Hardware Engine,” Proceedings 1990 IEEE International Conference on Computer Design: VLSI in Computers & Processors, 1990; pp. 391-395.
Chan, Pak K., et al., “Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems,” Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Napa, California, Apr. 5-7, 1993, pp. 152-161.
Rose, Jonathan, et al., “Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,” IEEE Journal of Solid-State Circuits, Oct. 1990, vol. 25, No. 5, pp. 1217-1225.
Morales, Luis, “Boundary Scan in XC4000 Devices,” Application Note XAPP 017.002, The Programmable Logic Data Book, Xilinx, Inc., 1993, pp. 8-25-8-35, San Jose, CA, USA.
Walters, Stephen, “Computer-Aided Prototyping for ASIC-Based Systems,” IEEE Design & Test of Computers, Jun. 1991, pp. 4-10.
Kean, Tom et al., “Configurable Hardware: Two Case Studies of Micro-Grain Computation,”Systolic Array Processors,Contributions by Speakers at the International Conference on Systolic Arrays, Killarney, Co. Kerry, Ireland, Prentice Hall UK 1989, pp. 310-319.
Wieler, Richard W., et al., “Emulating Static Faults Using a Xilinx Based Emulator,” Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, Napa, California, Apr. 19-21, 1995, pp. 110-115.
Burgun, L. et al., “First Generation of Meta-Systems Equipment Emulators,” Symposium on New Machine Architectures, Meta-Systems, Saclay, France, 1996, English translation 23 pp.
Khan, Ubald R., et al., “FPGA Architectures for ASIC Hardware Emulators,” Proceedings Sixth Annual IEEE International ASIC Conference and Exhibit, 1993, pp. 336-340.
Viitanen, J., et al., “Image Pattern Recognition Using Configurable Logic Cell Arrays,”New Advances in Computer Graphics,Proceedings of CG International '89, Springer-Verlag Tokyo, Japan, 1989, pp. 355-368.
Kean, Tom et al., “Implementation of Configurable Hardware Using Wafer Scale Integration,” 1990 Proceedings International Conference on Wafer Scale Integration, San Francisco, California, Jan. 23-25, 1990, pp. 68-73.
Bertin, P., et al., “Introduction to Programmable Active Memories,”Systolic Array Processors,Contributions by Speakers at the International Conference on Systolic Arrays, Killarney, Co. Kerry, Ireland, Prentice Hall UK 1989, pp. 301-309.
Landman, Bernard S. et al. “On a Pin Versus Block Relationship For Partitions of Logic Graphs,” IEEE Transactions on Computers, Dec. 1971, vol. C-20, No. 12, pp. 1469-1479.
Hill, Dwight, et al., “The Benefits of Flexibility in Lookup Table-Based FPGA's,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Feb. 1993, vol. 12, No. 2, pp. 349-353.
Culbertson, W. Bruce, et al., “The HP Tsutsuji Logic Synthesis System,” Hewlett-Packard Journal, Aug. 1993, vol. 44, No. 4, pp. 38-51.
Casselman, Steven, “Virtual Computing and The Virtual Computer,” Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, Napa, California, Apr. 5-7, 1993, pp. 43-48.
McDonald, J. F., et al. “Wafer Scale Integration (WSI) of Programmable Gate Arrays (PGA's),” 1990 Proceedings International Conference on Wafer Scale Integration, San Francisco, California, Jan. 23-25, 1990, pp. 329-338.
Agarwal, Aditya A., et al., “Routing Architectures for Hierarchical Field Programmable Gate Arrays,” FPGA '94, 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994, pp. 1-10.
Amerson, R., et al., “Plasma: An FPGA for Million Gate Systems,&#x

Affiliated with

Also associated with

Rating

High-performance programmable logic architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance programmable logic architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance programmable logic architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3400535