High-performance LRU memory capable of supporting multiple ports

Details High-performance LRU memory capable of supporting multiple ports High-performance LRU memory capable of supporting multiple ports

1998-06-30

2000-10-24

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711160, 711156, 711128, G06F 1212

Patent

active

061382116

ABSTRACT:
In a high performance microprocessor adopting a superscalar technique, necessarily using a cache memory, TLB, BTB and etc. and being implemented by 4-way set associative, there is provided an LRU memory capable of performing a pseudo replacement policy and supporting multi-port required for operating various blocks included in the microprocessor. The LRU memory comprises an address decoding block for decoding an INDEX.sub.-- ADDRESS to produce a READ.sub.-- WORD and a WRITE.sub.-- WORD in response to the first phase and a second phase of the CLOCK signal, respectively; an LRU storing block; a way hit decoding block for decoding a WAY.sub.-- HIT to produce a MODIFY CONTROL signal in response to the second phase of the CLOCK signal; a data modifying block for latching a READ.sub.-- DATA from the LRU storing block to produce a DETECTED DATA and modifying it in response to the MODIFY CONTROL signal so as to produce a WRITE.sub.-- DATA to the LRU storing block; and a write way decoding block for analyzing the DETECTED DATA so as to produce a WRITE.sub.-- WAY. This LRU memory reduces the load of superscalar microprocessor required for controlling the cache memory, TLB and BTB and simplifies an interface therebetween, so as to perform the LRU updating process in high speed, thereby improving the performance of the superscalar microprocessor.

REFERENCES:
patent: 4008460 (1977-02-01), Bryant et al.
patent: 4168541 (1979-09-01), DeKarske
patent: 5325511 (1994-06-01), Collins et al.
patent: 5471605 (1995-11-01), Ruby
patent: 5845320 (1998-12-01), Pawlowski
5-bit Least Recently Used Code for 4-Way Set Associativity, IBM Technical Disclosure Bulletin vol. 31 No. 11, Apr. 1989.

Affiliated with

Also associated with

Rating

High-performance LRU memory capable of supporting multiple ports does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance LRU memory capable of supporting multiple ports, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance LRU memory capable of supporting multiple ports will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1975721