High-performance low-memory interleaver banks for turbo-codes

Details High-performance low-memory interleaver banks for turbo-codes High-performance low-memory interleaver banks for turbo-codes

2005-02-15

2005-02-15

Tu, Christine T. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Data formatting to improve error detection correction...

C714S756000

Reexamination Certificate

active

06857087

ABSTRACT:
An interleaver for interleaving a set of K ordered elements is disclosed herein. The disclosed interleaver can be expressed as a single permutation that corresponds to two local dithering operations and a global permutation operation. The single permutation can be represented as a small collection of short vectors, and can be calculated recursively, allowing the interleaver to be both stored and implemented using a smaller amount of memory than conventionally possible.

REFERENCES:
patent: 6339834 (2002-01-01), Crozier et al.
patent: 6637000 (2003-10-01), Rowitch et al.
patent: 6744744 (2004-06-01), Tong et al.
patent: 20020087923 (2002-07-01), Eroz et al.

Affiliated with

Also associated with

Rating

High-performance low-memory interleaver banks for turbo-codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance low-memory interleaver banks for turbo-codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance low-memory interleaver banks for turbo-codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3495199