Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1988-06-02
1990-06-26
Shaw, Gareth D.
Static information storage and retrieval
Addressing
Plural blocks or banks
364249, 364252, 364954, 3649591, 36523001, G11C 800, G06F 1300
Patent
active
049377914
ABSTRACT:
A method and associated apparatus for accessing a plurality of DRAMs in the static column mode by a high performance instruction processor to provide minimum wait state accessing thereby. The method comprises the steps of, having the instruction processor emit each instruction address as an address containing a bank number field, a row address field, and column address field; providing a table for storing a set of open pages being the current row address for each bank where a bank is associated with a respective one of the plurality DRAMs; for each instruction address emitted from the instruction processor, determining whether there is a match between the row address stored in the table and the row address emitted from the instruction processor employing the bank number as an index into the table of open pages; if the two addresses match, continuing the memory access to the indicated bank in a continuing static column mode; and, if the two addresses do not match, overwriting the old address for the indicated bank in the table with the new row address and continuing the memory access by beginning a new static column mode access to the indicated bank. In the preferred embodiment, the method includes, as necessary, aborting the access in progress if the two addresses do not match prior to beginning the new static column mode access to the indicated bank and advising the instruction processor that the access in progress is being aborted and being begun again.
REFERENCES:
patent: 4368515 (1983-01-01), Nielsen
patent: 4550368 (1985-10-01), Beechtalsheim
patent: 4623986 (1986-11-01), Chauvel
patent: 4802135 (1989-01-01), Shinoda et al.
patent: 4803621 (1989-02-01), Kelly
Athas, Jr. William C.
Seitz Charles L.
Steele Craig S.
Ansell Edward O.
Edwards Elgin
Ray Gopal C.
Shaw Gareth D.
Streck Donald A.
LandOfFree
High performance dynamic ram interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance dynamic ram interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance dynamic ram interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1130370