Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1997-03-05
1998-09-01
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711168, G06F 1202
Patent
active
058025804
ABSTRACT:
A digital electronic system architecture having one or more system components and a memory coupled to selected system components, the memory selectively storing and communicating data among the coupled components. The digital electronic system preferably also has a transaction control bus, coupled to each of the selected system components and to the memory, for communicating command and control signals among the components and memory. A memory circuit is provided that has a plurality of ports, each of the ports (i) having an input terminal and an output terminal that transfer data independently of one another, (ii) operating independently of one another and (iii) being coupled respectively to one of the other system components for data communication therewith. A read interface for a memory array is provided that has a queue for receiving data read from a row of the array and a selection circuit for placing in the queue a contiguous block of the read data, the size of the block and its placement being selectable. The read interface preferably comprises a plurality of queues, and the selection circuit preferably is adapted to place independently selectable blocks of the read data in independently selectable positions in selected queues. A write interface for a memory array is also provided that has a queue for receiving data to be written to the array and a selection circuit for placing in the array a contiguous block of received data, the size of the block and its placement being selectable. The write interface preferably comprises a plurality of queues, and the selection circuit preferably is adapted to place independently selectable data received from selected queues in independently selectable positions in the memory array.
REFERENCES:
patent: 3801746 (1974-04-01), Buchner
patent: 4218756 (1980-08-01), Fraser
patent: 4482995 (1984-11-01), Binz et al.
patent: 4545051 (1985-10-01), Belforte et al.
patent: 4730305 (1988-03-01), Acampora et al.
patent: 4780812 (1988-10-01), Freestone et al.
patent: 4815038 (1989-03-01), Scharrer et al.
patent: 4930066 (1990-05-01), Yokota
patent: 5014238 (1991-05-01), McLeish et al.
patent: 5128931 (1992-07-01), Yamanaka et al.
patent: 5214760 (1993-05-01), Hammond et al.
patent: 5247649 (1993-09-01), Bandoh
patent: 5260905 (1993-11-01), Mori
patent: 5274641 (1993-12-01), Shobatake et al.
patent: 5276842 (1994-01-01), Sugita
patent: 5283786 (1994-02-01), Hoff et al.
patent: 5287346 (1994-02-01), Bianchini, Jr. et al.
patent: 5287355 (1994-02-01), Takahashi et al.
patent: 5287480 (1994-02-01), Wahr
patent: 5297138 (1994-03-01), Black
patent: 5301303 (1994-04-01), Abraham et al.
patent: 5303232 (1994-04-01), Proctor et al.
patent: 5319596 (1994-06-01), Kogure
patent: 5375089 (1994-12-01), Lo
patent: 5440523 (1995-08-01), Joffe
patent: 5452470 (1995-09-01), Kantner et al.
"Memory in the fast lane", Betty Prince, IEEE Spectrum, Feb., 1994, pp. 38-41.
"Memory catches up," Richard Comerford, George F. Watson, IEEE Spectrum, Oct. 1992, pp. 34-35.
"Fast computer memories," Ray Ng, IEEE Spectrum, Oct., 1992, pp. 36-39.
"Fast DRAMs for Sharper TV," Roelof H.W. Salters, IEEE Spectrum, Oct. 1992, pp. 40-42.
"A new era of fast dynamic RAMS," Fred Jones, IEEE Spectrum, Oct., 1992, pp. 43-45, 48, 49.
"A fast path to one memory," Mike Farmwald & David Mooring, IEEE Spectrum, Oct. 1992, pp. 50-51.
"A RAM link for high speed," S. Gjessing, et al., IEEE Spectrum, Oct. 1992, pp. 52-53.
"Fast interfaces for DRAMs," Richard Foss, Betty Prince, IEEE Spectrum, Oct. 1992, pp. 54-57.
"18-Megabit Rambus DRAM," NEC Electronics, Inc., Memory Products Databook, 1993, vol. 1 of 2, Ch. 14a, pp. 1-6.
"16-Megabit Synchronous Dynamic CMOS RAM," Memory Products Databook, 1993, vol. 1 of 2, Ch. 13a, pp. 1-16.
"Video RAM," NEC Electronics, Inc., Memory Products Databook, 1993, vol. 1 of 2, Ch. 12f, pp. 1-33.
"Dual-Port Graphics Buffer," NEC Electronics, Inc., Memory Products Databook, 1993, vol. 1 of 2, Ch. 12a, pp. 1-24.
"Dynamic CMOS RAM," NEC Electronics, Inc., Memory Products Databook, 1993, vol. 1 of 2, Ch. 8a, pp. 1-16.
"High-Speed 32K.times.8 Dual-Port Static Ram," Integrated Device Technology, Inc., Specialized Memories and Modules Databook, 1994, Ch. 6.13, pp. 1-20.
High-Speed 36K (4K.times.9-BIT) Synchronous Dual-Port RAM, Integrated Device Technology, Inc., Specialized Memories and Modules Databook, 1994, Ch. 6.17, pp. 1-8.
"High-Speed 2K.times.8 Fourport.TM. Static RAM," Integrated Device Technology, Inc., Specialized Memories and Modules Databook, 1994, Ch. 6.16, pp. 1-9.
"High-Speed 128K (8K.times.16Bit) Sequential Access Random Access Memory (SARAM.TM.)," Integrated Device Technology, Inc., Specialized Memories and Modules Databook, 1994, Ch. 6.18, pp. 1-19.
Chan Eddie P.
Nguyen Hiep T.
LandOfFree
High performance digital electronic system architecture and memo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance digital electronic system architecture and memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance digital electronic system architecture and memo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-284618