Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2006-11-29
2009-10-20
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C710S104000, C365S051000
Reexamination Certificate
active
07606992
ABSTRACT:
A Flash memory system includes N flash devices, where N is an integer, each flash device having a flash device interface consisting of a control signal line, a R/B signal line, and a I/O signal line, and wherein each flash device has an operating speed of s. A logic block is connected to each flash device interface, and is further connected to a controller which whose interfaces also has a control signal line, a R/B signal line, and a I/O signal line, so that controller operates at an operating speed of N times s, and wherein the logic block controls each flash device simultaneously.
REFERENCES:
patent: 6141249 (2000-10-01), Estakhri et al.
patent: 6401161 (2002-06-01), Nolan et al.
patent: 7114117 (2006-09-01), Tamura et al.
patent: 7345926 (2008-03-01), Kagan et al.
patent: 7366028 (2008-04-01), Kagan et al.
patent: 7499339 (2009-03-01), Lin
patent: 7499369 (2009-03-01), Lin
patent: 7525855 (2009-04-01), Kagan
patent: 2003/0182528 (2003-09-01), Ajiro
patent: 2004/0199714 (2004-10-01), Estakhri et al.
patent: 2005/0278491 (2005-12-01), Aakjer
patent: 2006/0023499 (2006-02-01), Ryu
Dudek Edward J
Kim Matt
White Mark P.
LandOfFree
High performance data rate system for flash devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance data rate system for flash devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance data rate system for flash devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141271